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ABSTRACT

A new methodology for testing high frequency analog/RF cores in a mixed-signal
System-on-Chip (SoC) environment using an embedded tester core is presented. The
proposed test method provides a solution to the problem of bandwidth limitation
associated with I/O transmission paths and eliminates the need for an advanced ex
ternal Automatic Test Equipment (ATE) to interact with the embedded tester. The
design of the tester is based primarily on a digital level solution, except for a Track
and Hold (T /H ) circuit and a few CMOS switches, so as to offer the scalability ad
vantages of a soft core description.

In the proposed test method, low frequency waveforms are generated by an exter
nal A rbitrary Waveform Generator (AWG) and then upconverted from low to high
frequency through an on-chip modulator to excite fast analog circuits. The high fre
quency response waveforms on the other hand, are down converted from high to low
frequency via subsampling techniques and then sent to an external controller for test
result evaluation. In this method all high speed operations are performed onboard
the chip and only low frequency signals are transm itted between the embedded tester
core and the external environment.

A coupled Phase-Locked-Loop (PLL) and Delay-Locked-Loop (DLL) module is
employed to generate a carrier signal in the 2.7 G H z range and to synchronize sam
pling operations to achieve an effective 10 ps interval between sampling points. Co
herent subsampling is achieved using a track and hold circuit th at is synchronized
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with the embedded tester’s internal voltage controlled oscillator. The circuits have
been designed so th a t to minimize oscillator jitter and the nonlinear effects associated
with the sampling circuit. Simulation studies using an RF oscillator and a Low Noise
Amplifier (LNA) as circuits under test verified the measurement capabilities of the
proposed tester architecture.

A prototype of the tester core with a chip area of 1 m m 2 has been fabricated in
0.18 \im CMOS process. Experimental measurements performed on the embedded
tester have determined th at the bandwidth of the T /H circuit is approximately 4.8
G H z. The overall coherent sub-sampling path accuracy was measured and found to
have less than 5.3 % error in amplitude. The simulation and measurement results
show th at the proposed test methodology can successfully be employed to measure
the performance of very fast analog/RF circuits via a low speed transmission path.

iv
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CHAPTER I

INTRODUCTION
1.1

S ta te m e n t o f the Problem

It is possible to design and fabricate an incredibly dense integrated circuits comprised
of interconnected modules or cores. These cores can be reused in many other different
systems. This type of architecture is called a System-on Chip (SoC). A typical SoC
can contain various digital, analog and mixed signal cores fabricated all together on a
single chip. While SoC technology presents new opportunities, it also poses some sig
nificant challenges. Testing the emerging generation of SoCs poses unique challenges
and risks. According to the International Technology Roadmap for Semiconductors
(ITRS), ’’the ability to deliver high frequency signals to external Automatic Test
Equipment (ATE) without much loss and distortion becomes a monumental task in
test engineering” . The problem of integrated circuit testing becomes even more com
plicated to solve when high-speed analog circuits are involved. High-frequency analog
signals are difficult to measure and challenging to route to ATE pin electronics due to
the continuous nature of analog signals and their sensitivity to signal integrity degra
dation. Advanced ATEs with customized interface circuits and matching impedances
are required to perform test on high-speed analog/RF circuits. These test require
ments contribute to a substantial increase in the cost and complexity of test setup
for high-speed mixed-signal devices. Given the cost curve th at ATE has followed over
the last decade, a machine th at could test a complex SoC, if it were at all technically
feasible, would carry a huge price tag on the order of 50-100 million US dollars. Even
if the semiconductor industry were willing to pay such costs, few believe th at any ATE
machine of a presently known architecture would be able to test tomorrow’s SoCs as

1
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accurately and reliability as would be required. A fresh approach is needed to explore
new solutions to the problems of mixed-signal IC testing in a SoC environment.

1.2

P roposed Test Solution

There is a general consensus that some form of on-chip measurement is needed to
relieve the critical bottlenecks in testing analog/RF circuits. An on-chip ATE that
is located within a microscopic distance of the Circuit-Under-Test (CUT) and has a
down frequency conversion capability can perform high-speed tests without the lim
itations imposed by the I/O transmission paths. Moreover, in very high frequency
ranges this approach can eliminate the need for matching impedances owing to neg
ligible signal reflection at lower frequencies. However, embedding all the functions of
an ATE inside a chip increases the area overhead, power consumption and complex
ity to a level th a t may not be practical. A viable solution is to embed only the high
frequency analog measurement functions of an ATE inside the SoC and generate low
frequency signals to communicate the measurements to an external low performance,
low price external ATE or even a laptop computer. In the proposed test method, all
high frequency test operations are performed inside an embedded tester core and the
results are communicated at low frequencies with an external controller. To generate
test stimulus waveform, an on-chip high frequency digital level signal is mixed with
an off-chip low frequency analog. Using a digital carrier in this method reduces the
need for analog circuits to a significant degree. The proposed test method advances
the state-of-the-art by providing an almost entirely digital solution for the problem
of RF/Analog circuit testing (except for T /H circuit and a few switches). Using an
all digital PLL and DLL to implement the test method, an RF/analog tester can be
offered as a synthesizable RTL code that is scalable and not technology dependent.
The need to transm it lower frequency signals over the I/O transmission paths is re
alized using a coherent sub-sampling technique. The proposed embedded tester core

2
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offers a solution for embedded SoC testing th at provides several major advantages as
follows:

1. Provides a solution to generating very high frequency stimulus signals
for testing purposes
The use of a squarewave carrier that can be modulated by an external waveform
offers the ability to generate very high order harmonics th at can be used as a
test stimulus for the mixed-signal circuits under test. The high frequency test
signals generated in this manner have the same stability and controllability as
the modulated carrier itself.

2. Provides a solution to the problem of bandwidth lim itation of SoC
I/O paths
An embedded tester can be located very close to the internal cores that com
prise the SoC implementation. The bandwidth limitations of the connectivity
between the embedded tester core and the CUT are relatively minor. However,
the bandwidth limitations associated with the I/O transmission path to an ex
ternal device are significant. The physical length of the transmission path and
the physical nature of the I/O pads impose severe limitations on attem pts to
measure very high speed internal core performance. In the proposed tester ar
chitecture coherent sub-sampling is used to measure very high frequencies and
communicate the values at low frequencies. Therefore, the embedded tester
core can transm it test results without the speed limitations normally imposed
by the overall transmission paths.

3. Soft Core Advantages
The architecture of the embedded tester employs an all digital realization wher
ever possible. This allows for the major part of the tester circuitry to be de
scribed in terms of a soft core. This in turn allows the design to be more readily

3
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scalable and migrated to other process technologies. Only the track and hold
circuit and a few switches have an analog realization.

4. Reduces the Cost and the Com plexity of Testing
The embedded tester core employs coherent sub-sampling to generate and trans
m it low frequency test result signals externally from the SoC. The lower fre
quency range simplifies the requirements of the ATE, the fixture and the trans
mission lines used to connect the SoC to the ATE. This can significantly reduce
the cost and complexity of test procedure.

1.3

Outline o f the Thesis

The rest of this dissertation is organized as follows. Chapter 2 introduces the basic
concepts of mixed signal device testing, starting with a short overview of digital
circuit testing followed by descriptions of the test methods developed in the context
of analog/RF device testing over the years. The most recent studies in this field and
the latest mixed signal ATE architecture employed by semiconductor industry are
also covered in this chapter. Chapter 3 begins with the description of the proposed
test method for fast RF/Analog circuits. Mathematical foundations of the employed
enabling techniques, system level representation of the proposed test scheme and the
architecture of the embedded tester are also presented in this chapter. Chapter 4
discusses topology selections and high level simulations of the building blocks of the
tester. Schematic and layout level implementation of the analog and digital circuits
are described in chapter 5. This chapter also includes the results of simulations
performed on various modules of the tester. Chapter 6 presents simulation results for
two test cases in which an RF oscillator and a Low Noise Amplifier (LNA) are used
as CUTs. The experimental results are presented in chapter 7 and finally, in chapter
8 conclusions are drawn and recommendations are made for future work in this field.

4
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CHAPTER II

DESIGN FOR TEST METHODOLOGIES
In general, testing a mixed signal chip is performed in two different domains of digital
and analog electronics with different methods of testing. The interactions between
analog and digital circuits are also tested in a separate phase. Digital circuit testing
has been under intense research for a long time resulting in accurate fault models and
powerful automatic test generation methods [6, 7, 8, 9]. While digital circuit testing
is a m ature subject, design for test methodologies for analog circuits [10] is still in
its early stages and fundamental research is needed to address numerous challenges
in this area. In this chapter first IEEE 1149.1 standard [11] for digital circuit testing
is briefly discussed and then various test methods developed for analog circuits are
covered and finally the state of the art in this field is presented.

2.1

D igital Circuit Testing

Generally, any circuit or methodology used to utilize the process of testing a product
is called Design For Test (DFT). DFT, if properly implemented, has the potential to
offer higher product quality at lower production cost. The DFT methods in the digital
domain has reached to a satisfactory level and now it is considered as an inseparable
part of digital IC design. IEEE 1149.1 standard boundary scan, also called JTAG, is
among the most successful DFT methods developed for digital circuits.

2.1.1

IEEE 1149.1 Standard Boundary Scan

Boundary scan has been successfully incorporated into digital designs and has consid
erably simplified the test or even diagnosis of advanced electronic devices. The IEEE
1149.1 standard can be divided into two parts: 1149.1a, or the digital boundary scan
5

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

standard [12], and 1149.1b, or the Boundary Scan Description Language (BSDL).
The IEEE 1149.1a standard defines the chip level test architecture for digital circuits,
and 1149.1b defines the boundary scan description language.

2.1.2

IEEE P1500 Standard for Embedded Core Test

There is a close relationship between the structure of IEEE P1500 [13, 14] and the
standard for boundary scan (IEEE 1149.1). IEEE 1149.1 architecture has been devel
oped to facilitate board-level interconnect testing through chip-level wrappers. The
same idea has been utilized to design a wrapper based test structure at the chip level
for SoC devices containing embedded cores. Although the basic idea beyond these two
methods is the same, they have im portant differences due to the significant flexibility
required for embedded core testing. The wrapper in P1500 standard is used as a shell
around a core under test. It allows the core to be isolated from its environment and
tested independently. Figure 1 gives an overview of the main elements of the P1500
wrapper architecture. The wrapper in P I 500 has three main types of modes:
1. Functional Operation
In this mode the wrapper is transparent and operates as if it does not exist.
2. Inward-facing
The test access to the embedded core is provided in this mode.
3. Outward-facing
This mode provides test access to the circuitry outside the core.
As shown in Figure la, the P1500 wrapper has functional input and output ports.
It also includes a Wrapper Interface Port (WIP) and an internal Wrapper Instruction
Register (WIR) to control the test process. The operation of the wrapper is controlled
by both the W IP signal and the instruction loaded into the WIR.

6
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Figure 1: IEEE P1500 (a) wrapper architecture, (b) wrapper boundary input cell,
(c) wrapper boundary output cell.

2.2

Analog Circuit Testing

Testing analog circuits is proven to be more challenging as compared to digital circuit
testing due to the continues nature of analog signals and their sensitivity to signal
degradation. Although just a small portion of most of the modern ICs is analog, the
cost of analog circuit testing exceeds the cost of digital circuit testing in mixed signal
environments due to the complexity of analog test generation and required equipment
for test execution [15]. In a typical test scenario, a stimulus waveform is applied to
the CUT and then the CUT’s response is captured to evaluate the test result either
in the time or frequency domain. Basic analog testers evaluate the test results in
the time domain while advanced ATEs employ Fast Fourier Transform (FFT) as an
effective tool for test-result analysis in the frequency domain.
1. Traditional Analog Tester
7

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

A basic test setup in the time domain as shown in Figure 2 involves applying
a stimulus input to the analog circuit under test to excite the CUT with a dc,
sinusoidal, squarewave, or some random signals and to measure the response
with a power meter [10].

Signal
Generator

Digital
Inputs

Analog
Circuit
Under Test

Bandpass
Filter

RMS
Meter

Digital
Portion

Figure 2: Traditional test setup for mixed-signal devices.

The traditional method of testing suffers from many factors limiting the ap
plication of such an approach. First, all defects in this method are assumed
to have a detectable effect on the rms value at the output which in a general
case of testing is not a valid assumption leading to a considerable number of
undetected faults. Moreover, complete testing of some analog circuit specifica
tions can take a significant amount of time. Consider, for example, measuring
the integral nonlinearity of an ADC [16]. For a 12-bit ADC, this would require
locating 4096 input voltages. Such a large number of tests can limit through
put during the device production phase and can significantly add to the cost of
production.
2. Digital Signal Processing (DSP) Based Analog Tester

8
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DSP based testing of analog circuits [17] has been widely employed by ATE in
dustry due to the flexibility and test reliability that this method provides. DSP
is a powerful methodology th at allows faster, more reliable and more accurate
analog testing as compared to the traditional rms measurement method. A
typical DSP based test setup for analog circuits as shown in Figure 3, involves
applying analog stimulus to the CUT and sampling the output waveform to
evaluate the response. The advantages of DSP based testing over traditional

Arbitrary
Waveform
Generator

Analog
Signal

Circuit
Under Test

ADC

Waveform
Capture
Memory

Synchronizer

Digital Controller & Processors

Figure 3: DSP based analog tester scheme.

measurement techniques are summarized as follow:
• Reduced Test Time
In this method several sinusoidal waveforms with different frequencies and
amplitudes can be added together to generate a multiple tone stimulus
waveform. When the CUT response to such a stimulus waveform is cap
tured, the responses to the different components of the applied multi-tone
waveform are simultaneously determined. For example to test a filter, a
multi-tone waveform can be applied and a serious of magnitude and phase
responses can be measured at several frequencies at the same time. This
capability eliminates the need for separate tests at different frequencies
and significantly reduces the time required to carry out a complete test on

9
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a typical CUT.

• Spectrum Analysis
The FFT analysis in the DSP based measurement provides a spectrum
of the sampled signal, indicating the strength of each component in the
frequency domain. This capability is a major advantage over non-DSP test
methods. Using FFT analysis, the noise and distortion components can
easily be separated from the CUT response to the fundamental component
enabling an accurate and repeatable measurement.
• Advanced Signal Processing
Since in this method the test results are evaluated in the digital domain,
various DSP methods can be employed to improve the results. For exam
ple, the output resolution can be enhanced by interpolation between the
samples or zero padding.

2.2.1

Analog D FT M ethods

There are many types of mixed signal DFT techniques, some of them are summarized
as follows:
1. Mixed signal boundary scan (IEEE Standard 1149.4)
IEEE 1149.4 is regarded as a mixed signal counterpart of the 1149.1 boundary
scan for digital circuits. The 1149.4 standard [18] specifies the same signal pins
th at are associated with the 1149.1 standard. It is compliant with the digital
Test Access Port (TAP) and boundary architecture. The main difference is th at
the 1149.4 includes new pins and analog switches to support analog signals. Fig
ure 4 shows the 1141.4 architecture in which Digital-Boundary Modules (DBMs)
are the boundary-scan cells defined in 1149.1 and Analog Boundary Modules
(ABM) are the cells introduced in 1149.4 for mixed-signal devices. The IEEE
10
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1141.4 standard employs two Analog-Test (AT) pins one to apply test signals
and the other to route the response waveforms to the measurement equipment.
The external analog-test bus, which connects to ATI and AT2, accesses the in
ternal bus under the control of the Test Bus Interface Circuit TBIC. The TBIC
allows the internal test-bus lines to connect to either or both AT pins, isolates
the internal test bus when it is not in use to eliminate unwanted noise interfer
ence, or connects the bus to one of two dc voltages (VH and VL). Interconnects
between ICs can be tested by applying either Vh or Vl through an AT pin in
one side and check the status of the signal at the other side.
Analog Boundary
Module (ABM)

Digital Boundary
Module (DBM)

y

ANALOG
I/O PINS

DIGITAL 4
I/O PINS

Circuit

Internal Test
Bus (AB1, AB2 )

Boundary
Scan Path
TBIC (Test Bus
Interface Circuit)

Digital Test
A ccess Port
(TAP)
L TMS

Test Control
Circuitry

AT2 |

TCKj

Analog Test
A ccess Port
ATAP
Digital Test
A ccess Port
(TAP) a s in
IEEE1149.1

Figure 4: Mixed signal boundary scan architecture.

The 1149.4 standard primary target is to perform a simple chip-to-chip intercon
nect testing similar to th at used in traditional digital boundary scan, however,
it can also be utilized to perform internal analog circuit testing [19]. Figure 5
shows the details of an ABM module which provides access to analog input and
output signals via external pins.
2. Ad-Hoc Mixed-Signal DFT
11
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Figure 5: Analog boundary module in the 1149.4 standard.

Other than IEEE 1149.4 and IEEE P1500 standard there are a few generally
accepted methods in the area of mixed-signal testing. Most of the mixed signal
DFT methods are based on ad-hoc techniques that are developed for particular
applications. Many companies deploy their own application-specific ways to im
prove testability, such as adding special function modes, increasing the number
of output and input pins, and providing internal loops.
For a large analog circuit, applying the test signal to an input pin and capturing
the response from the output provides a limited observability. Therefore, it is
desirable to divide the CUT into several parts and add some test pins between
them so th at each part of the circuit can be tested separately. One of the popular
methods to provide access to the internal nodes of a CUT is through analog test
buses (Figure 6). This method can increase the testability and the observability
of integrated circuits significantly. However, it suffers from several drawbacks.
First, the switches are commonly implemented using complementary CMOS P
and N transistors th at introduce a parasitic capacitance in parallel with the
switch. The parasitic capacitances provide an AC path between the analog
nodes in the CUT th at may cause instability and oscillation. Moreover, the
crosstalk and clock feed through [20] between the observed nodes may become
a serious problem undermining the accuracy of the measurement.

12
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Figure 6: A typical analog test bus.

3. Mixed-Signal Built-in-Self Test (BIST)
BIST is the most promising approach to improving mixed-signal DFT. One of
the main advantages of BIST method is the protection of analog signals against
distortion. BIST techniques employ on-chip signal generators and analysis cir
cuitry, which results in less distortion and greater measurement accuracy. If
BIST is fully implemented, the only signal that needs to be routed off chip is a
pass/fail bit indicating the test results. The main problem faced by BIST is the
fact th at the BIST circuitry is exposed to the same process and tem perature
variations as the CUT. Therefore, it is critical for any BIST scheme to support
self test and calibration. To reduce the BIST area overhead, existing on-chip
hardware can be used. On-chip DACs and ADCs can effectively be employed
to build a BIST structure for low speed mixed-signal devices.
A typical on-chip test architecture for a mixed-signal circuit is shown in Figure
7. Digital input d ata for the DAC can be provided by a linear feedback shift
register (LFSR) or a Read Only Memory (ROM) and a built-in logic block ob
servers (BILBO) [7] can be utilized to capture the ADC output. The data stored
in the BILBO registers can be compared against a known response stored in a
on-chip memory or it can be analyzed using a Multiple Input Signature Register

13
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Figure 7: Mixed-signal BIST architecture using on-chip ADC and DAC modules.

(MISR). In [21], a BIST scheme is introduced to detect faults based on the auto
correlation and cross-correlation of the impulse responses for a pseudorandom
piece wise-constant input signal. In [22], a BIST circuit is proposed to observe
changes in the power supply current as an indicator for detecting faults. The
main idea behind this approach is th at faults will either increase or decrease
the power supply current compared to the fault-free circuit. In [23] a BIST
circuit has been designed to test DACs. The samples of the response waveforms
in this scheme are captured with a sample-and-hold circuit to measure offset,
gain, integral linearity, and differential linearity of DACs. A modified version of
this circuit has also been proposed for testing successive approximation ADCs.
In

[24, 25] a vectorless BIST technique called Oscillation Built in Self Test

(OBIST) is proposed. In this method the CUT is converted to an oscillator.
Then the oscillation frequency and the amplitude of the output are used as indi
cators for test result evaluation. The deviation of the oscillation frequency and
the output amplitude from their nominal values indicate a faulty circuit. Most
of the test methods developed for analog circuits are based on functional tests

14
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while the OBIST can be implemented for structural tests. This is a significant
advantage over the other methods since it opens the way for development of
CAD tools for analog circuit testing. The oscillation-test method can provide
a test solution to low frequency analog and mixed-signal circuits such as active
filters and operational amplifiers [26, 27]. The only complication is how to add
analog switches to establish feedback paths and meanwhile reduce the effect of
test circuitry on normal CUT operation. Achieving this goal at the RF fre
quency range poses a formidable challenge where the loading effect of switches
can undermine the performance of the CUT.
Due to various problems such as impact on performance, area overhead or im
plementation difficulties most of the analog BIST methods have not been used
in industry. For an analog BIST to be successful at least to main condition
should be satisfied: First, it must be accurate in the presence of normal noise
and process variation to achieve test repeatability, and second it has to be easily
implemented and if possible offered as a digitally synthesizable module.
4. Separation of Analog and Digital Circuits
The separation of analog and digital circuits provides better control over analog
circuits. Scan cells known as scan collars can be employed to break a mixedsignal circuit to analog and digital parts. Once the circuit is broken into digital
and analog parts, digital circuits can be tested using the efficient CAD based
test methods developed for digital circuits. The analog portion can be analyzed
separately and proper test method can be developed accordingly. This divide
and conquer methodology is particularly useful when a small analog circuit is
integrated with a large digital circuit on a chip.

15
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2.2.2

State of the Art

Some of the analog test methods developed over the years to lower the burden of
analog circuit testing in mixed-signal environment were presented in the previous
section. In this section the state of the art research works in the area of on-chip
analog/RF circuit testing and their advantages and limitations are presented.
In [28] a test method for high frequency analog circuit is presented. The test scheme
as indicated in Figure 8 employs two on-chip mixers. The first mixer is used to

Test _
Signal

Low Pass
Filter

DUT

FFT
Analyzer

DUT
Signature

RF Carrier

Figure 8: Signature test configuration for RF circuits [28].

up convert a low frequency test waveform to a high frequency test stimulus signal.
The second mixer is employed to down convert the CUT response from high to low
frequency. The demodulated signal is used to evaluate the performance metric of the
CUT. This method has potential to enable a low performance external tester to carry
out test on high speed embedded circuits. The main disadvantage of this method
is that it does not take into account the nonlinearity effects of the on-chip mixers.
Moreover since the mixers are exposed to the same process variation as the embedded
circuits, the scheme can not provide reliable measurement results without calibration.
In [29, 30, 31] a compact DSP tester has been developed for analog circuit testing.
It is a general purpose mini-ATE with an on-chip arbitrary waveform generator an a
compact ADC for result evaluation. The functional diagram and detail view of t his
tester is shown in Figure 9. The tester retains all the advantages of the DSP-based

16
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test method moreover it provides an easy implementation solution. The proposed
test scheme has been almost entirely implemented in digital domain using standard
CMOS gates expect for an op-amp and a basic low pass filter. Although this tester
(a)
Clock Source

Clock Source

Waveform
Digitizer

CUT

'’
DSP

(b)
CUT

Wv | --\AA—j

Figure 9: (a) Functional diagram and (b) detailed view of the proposed on-chip test
system in [29]

can be employed to perform test on numerous analog circuits, it can not be used for
high frequency analog/RF cores due to the frequency limits of the employed signal
generator .
In [32] a modular test approach for mixed signal SoCs has been proposed. A unified
test access architecture has been developed for both digital and analog cores. Each
analog core in this method is wrapped by a pair of digital-to-analog converter and
analog-to-digital data converters as shown in Figure 10. The proposed method pro
vides a solution for low speed analog circuits in mixed signal environments. However,
due to a limited speed of the employed ADC and DAC converters, this method also
17
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cannot be utilized for high speed analog circuits testing.
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Figure 10: Block diagram of the test wrapper proposed in [32] for mixed-signal SOCs
testing.

Leading companies in the ATE industry such as Advantest [33] and Teradyne [34]
have also intensified efforts to provide a test solution for the next generation of mixed
signal devices. The ATE industry is moving toward an open architecture automatic
test equipment to integrate software and instruments of different vendors into ATEs.
The use of modules in this framework is based on plug-and-play to achieve the optimal
test configuration. Each modular unit can be removed, replaced with another unit
from a different vendor, or reconfigured to map the test resources according to the
requirements of device-under-test (DUT). Open architecture tester eliminates fixed
configuration and provides a considerable flexibility to meet various chip test require
ments resulting in an optimized and cost effective ATE. Figure 11 shows a typical
open architecture ATE.
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Figure 11: Block diagram of an open architecture ATE.
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2 .3

S u m m a ry

This chapter presented introductory material that relates to DFT for mixed signal
devices. IEEE 1149.1 and P1500 standards which are the most successful DFT meth
ods in the field of digital and analog circuits were briefly covered. Dominant test
techniques developed over years to address the problem of analog circuit testing were
introduced. The last part of the chapter focused on the state of the art in the held
of A nalog/RF circuit testing in both academia and industry.
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CHAPTER III

PROPOSED TEST METHOD
Previous research works in the area of mixed-signal IC design have considered the
integration of some test functionality to lower the burden of analog circuit testing;
however they have been mainly aimed at providing test solutions for low frequency
mixed-signal ICs [35]- [38] or developing customized test methods [39]- [47] for specific
high-speed analog/RF circuits or applications. In this work a new test methodology
based on an on-chip tester for high speed analog/RF circuits is presented. The pro
posed test method utilizes DSP techniques due to significant advantages of DSP based
test methods over traditional approaches. To test fast analog/RF circuits, high-speed
stimulus waveforms are required to excite the CUTs. Response waveforms are also
needed to be captured at high speed to prevent the loss of information. These re
quirements can not be met by generic DSP based test scheme in which the stimulus
generation and response measurement can hardly exceed maximum frequency of a
few tens of MHz due to the speed limitation of DAC and ADC converters.
In the proposed test solution, modulation and subsampling methods have been em
ployed as enabling techniques to overcome the limitations of the DSP based test
approach. In this method a low frequency stimulus waveform is generated by an
external A rbitrary Waveform Generator (AWG). This waveform is then mixed with
a high frequency on-chip signal and upconverted from low to high frequency. The
resultant waveform is used as a high-speed test stimulus signal to excite a CUT. On
the other hands, the high frequency response of the CUT is down converted from
high to low frequency through subsampling techniques. This test method eliminates
the need for high speed interactions between the CUT and the external environment
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since all high speed tests are carried out inside the chip.
It is highly desirable to implement on-chip testers in the digital domain due to
various reasons such as scalability, ease of implementation, and lower noise sensitivity.
Therefore, to design an embedded tester for analog/RF circuits, it is essential to
choose proper modulation method among numerous modulation techniques to reduce
the complexity of the tester and minimize the number of analog circuits. In this
chapter first the enabling techniques are described and then a system level simulation
in M atlab/Simulink is performed to validate the proposed test method and in the end
the conceptual block diagram of the tester is presented.

3.1

M odulation B ased Test S tim u li G en eration

The stimulus waveform in the DSP test method is generated by an Arbitrary Wave
form Generator (AWG). The basic idea behind AWG is to digitally store the samples
of the desired signal in a memory and convert them to an analog signal through a
digital to analog converter. Figure 12 shows a typical AWG in which a waveform
memory is employed to provide data for a DAC. This method of test waveform gen-

W aveform
M em ory
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C onverter

Signal O utput

ji
Control
C ircuitry

Sync O utput

External P rogram m er

Figure 12: Block diagram of a typical programmable AWG.
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eration offers several advantages such as a very low phase noise and direct mixing
of signals in digital domain. Moreover, since the waveform is digitally stored in a
memory it can readily be modified to generate any desired waveform without the lim
itations imposed by hardware in basic waveform generators. However, the maximum
frequency of the signal supplied by a generic AWG is limited by the speed of the
employed DAC.
Modulation techniques can be utilized to overcome that barrier. There are numerous
methods of modulation developed over years for different applications, however for
the purpose of fast analog circuit testing, a balanced modulator based on a bipolar
chopper modulator (Figure 13) offers attractive properties th at can be summarized
as: (a) It can be implemented using a simple passive mixer which presents a higher
linearity compared to active mixers, (b) Its carrier signal is a squarewave that can be
generated and controlled by digital circuits. The Fourier series expansion representing

* ( 0 --------------------- ►(5^ ) -------------------- ►y ( t )

s(t )

Figure 13: Bipolar chopper modulator.

the output waveform y(t) of a bipolar chopper modulator is given by:
4
4
4
y(t) = —x(t)coswst — — x(t)cos3wst + — x(t)cos5wst — ...
7r

37r

07r

(1)

Where x(t) is a modulating signal and u>s is the circular frequency of the carrier.
If x(t) is sinusoidal, the spectrum of y(t) will have two tones th at are repeated at
odd harmonics of the carrier signal enabling the tester to perform two-tone tests and
23
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measure intermodulation distortion of RF components. The use of a square wave
carrier instead of a sine waveform introduces higher frequency harmonics, adding to
the computational complexity of the response measurement. However, as outlined
below, using a digital level squarewave carrier offers a number of advantages that
justify its use for on-chip high-speed stimuli generation.
1. Wide tuning range
For a sinusoidal oscillator, once the design is completed, the test frequency
range is fixed by the oscillator’s tuning range and cannot be easily expanded.
However, with a squarewave digital level oscillator, the range can simply be
expanded by adding a divide by N counter to the output of the oscillator and
using the counter’s output as a new lower frequency carrier.
2. Lower sensitivity
Digital level signals are generally more immune to noise and distortion than
analog signals.
3. Lower nonlinearity effect of the mixer
A passive CMOS mixer driven by a squarewave instead of a sinusoidal signal
exhibits less nonlinearity due to a relatively high overdrive voltage [49].

3.2

Sam pling Techniques

To perform DSP based measurement, samples of the desired waveform have to be
obtained via sampling techniques [50]. In a general case of DSP based measurement,
samples of the desired waveforms are captured through a sampler and converted to
digital d ata via an ADC. The outputs of the ADC are stored in a memory and sup
plied to an FFT analyzer as a set of data representing the captured waveform. Finally,
the spectrum of the captured signal is determined by FFT techniques from the test
result evaluation. However, FFT analysis can produce misleading results if it is not
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implemented properly.
The FFT method essentially assumes that each given set of samples represent a pe
riodic signal. This periodicity assumption introduces error if the given set of samples
does not contain an integer number of cycles of the sampled waveform. Figure 14
shows a non-coherent [17] set of samples of a sinusoidal waveform used for an FFT
calculation and the actual waveform represented by the computed FFT. It can be
(a)

s

<

(b)
glitches in time domain
c_

s

<

»

•

\J

Figure 14: (a) Non coherent samples of a sinusoidal waveform used for FFT calcu
lation. (b) the waveform represented by the FFT spectrum.

observed th a t the periodicity assumption translates into glitches in the time domain.
As a result, the spectrum obtained by the FFT shows frequency leakage distortion.
To deal with this problem various windowing techniques (e.g. Kaiser, Hamming, Han,
etc.) have been developed. However, none of them can entirely eliminate the effect
of the frequency leakage.

3.2.1

Coherent Sampling

In a general case of sampling, spectral leakage is unavoidable. However, if the period
of the desired signal is known, then by obtaining a proper set of samples the frequency
leakage can be avoided.
For the purpose of testing where the tester has full control over the signals and
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samples frequency leakage can be avoided by coherent sampling which is widely used
by ATE industry for FFT calculation. The following equation has to be satisfied to
successfully obtain a coherent set of samples.
Fs/ N = Ft/ M

(2)

Where Fs,Ft , N and M represent sampling clock frequency, test signal frequency, total
number of samples taken and total number of cycles respectively. Figure 15 shows
a coherent set of samples used for the FFT calculation and the associated periodic
waveform represented by the computed FFT. Coherent sampling not only eliminates

Figure 15: (a) Coherent samples of a sinusoidal waveform used for FFT calculation,
(b) the waveform represented by the FFT spectrum.

the frequency leakage problem but leads to faster test time and less computation. The
only complication is th at a timing synchronization between the test signal and the
sampling clock is required. In the proposed embedded tester scheme in this work, the
AWG and the sampling clock generator have been synchronized through a coupled
DLL and PLL structure to satisfy the coherent sampling requirement.

3.2.2

Subsampling M ethod

The basic DSP test setup can not properly test high speed devices even if the problem
of high speed test stimulus generation by the AWG is solved. In order to successfully
26

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

convert high-speed analog waveforms into digital data, a fast ADC is required. How
ever, due to the limited speed of ADC devices a direct conversion method can hardly
be applied to digitize signals running faster than a few tens of MHz. The subsampling
method is proven to be an efficient technique to enable low speed ADCs to digitize
high speed waveforms. To illustrate the technique, consider a periodic signal x(t) with
frequency equal to f s th at is sampled with frequency f s + A / where A / is a small
increment. As indicated in Figure 16, the sampling points walk along the waveform
Sampled W aveform

Original W aveform

Sample
G o ck
1

Figure 16: Subsampling a periodic waveform.

x {t) at a rate equal to A / capturing an expanded version of the original waveform.
The sampled waveform y( t) is expressed as y(t) = x(at) where a = y t . Thus, a
low-speed ADC can be employed to digitize the expanded waveform. The original
high-speed signal can later be reconstructed from the samples of the expanded wave
form by digital signal processing methods. To illustrate the operation of subsampling
technique in frequency domain, consider a typical periodic waveform characterized by
a discrete spectrum in frequency domain, ideally sampled by a train of impulses; the
result can be expressed as:
+00

y1(t) = x(t) Y , 5 ( t - K T s)
i = —00
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(3)

Where Ts is the sampling period and <5() represents the delta function. The corre
sponding spectrum is represented by:
+00

(4)
As a result the fundamental appears at the beat frequency f y — f s — f x = A / and
compressed images of the spectrum centered at K f s are created as indicated in Figure
17. To reconstruct the high frequency signal, a low pass filter can be used to separate
Original Waveform

fx

•/
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fx
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2 fs

j

Figure 17: Subsampling spectrum,

the fundamental from the spectrum of the sampled waveform.

3.3

S y ste m Level S im u lation o f the P roposed Test
M ethod

To verify the application of the proposed enabling techniques a M atlab/Simulink sim
ulation is conducted. The simulation setup is shown in Figure 18. A sinusoidal signal
with a period of 5ns represented by x(t) = 1.5sin(27r x 200 x 106i)) is applied to
a bipolar mixer to modulate a 2 GHz square carrier. The output of the mixer is
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Figure 18: Simulation setup to verify the proposed test technique.

applied to a hypothetical CUT with third order non-linearity which is represented by
y = u(l) + it(l)3 where «(1) is the input variable. The response waveform is subsam
pled with the speed of 5 ns + 5 us/32. The samples are processed via a digital filter
and then applied to a spectrum scope for FFT analysis. A four-channel oscilloscope is
used to display signals before and after subsampling in the time domain. The signals
obtained by the oscilloscope are shown in Figure 19. Three FFT analyzer modules
are used to determine the spectrum of the stimulus signal applied to the CUT, the
spectrum of the CUT response and the spectrum of the output after subsapling re
spectively. The spectrum of the output as shown in Figure 20 indicates th at the
response of the CUT at 2 GHz is downconverted to 2 GHz/32=62.5 MHz. The effect
of the third harmonic distortion is also shown in the simulation results. The con
ducted simulation shows th at if the mixing and subsampling techniques are properly
employed a high speed circuit can effectively be tested with low speed measurement
instruments.
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output signal, (d) samples of the CUT obtained by subsampling.
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3.4

A rchitecture o f the Proposed Embedded T ester

Figure 21 shows the conceptual block diagram of the tester core. The high frequency

Arbitrary
Waveform
Generator

Track
and Hold

Low Frequency
Analog Waveform

C lk jn

Carrier
Signal
Generator

Enable
Clk_out

Samples of
the CUT
Response

Sampling
Clock
Generator

RAM

Test
Control
Signals

Embedded
Tester Core

ADC

External Test
Controller

Figure 21: Block diagram of the proposed tester core.

portion of the tester is embedded inside the chip as part of the DFT implementation
while the low frequency part th at includes AWG, ADC, RAM and Test Controller
are externally configured. The tester operates as described below:
The AWG provides a low frequency periodic waveform th at modulates the carrier
through the mixer. It also provides a sync output which is a digital version of the
supplied analog waveform. The sync signal is applied to a PLL driven carrier signal
generator to synchronize the carrier with the low frequency waveform supplied by the
AWG. This synchronization is required to support coherent subsampling. The mixer’s
output, which is a high frequency waveform, is applied to the CUT as a test stimulus.
The samples of the CUT response waveform are captured through a track and hold
circuit. The sampling clock generator provides the T /H with a synchronized clock
to obtain proper samples of the CU T’s output through subsampling. The captured
samples are then transferred to an external controller for test result evaluation.
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The proposed test scheme requires precise timing edges to sample the CU T’s out
put at the right moment otherwise the captured samples do not represent the original
high frequency waveform. In the proposed tester a coupled PLL and DLL module has
been employed for the purpose of synchronization. The external stimulus waveform,
the internal carrier and the sampling clock are all synchronized together through
this module. This multi-level synchronization enables the tester to chop the AWG
waveform to integer-N slices and at the meantime provide a sampling clock to obtain
coherent samples of the CUT response through subsampling.

3.5

Test Protocol

The detailed block diagram of the tester in which the digital and the analog portions
of the tester are separated is shown in Figure 22. The analog section contains four
modules (a) a PLL based synthesizer (b) a DLL (c) a Mixer and (d) a Track and
hold circuit. Although in our design the first two modules are designed in the analog
domain, it is possible to design them using digital techniques. The digital portion of
the circuit receives the timing and control signals as inputs and generates the carrier
and the sampling clock as outputs. The timing signals produced by the PLL are used
as carrier signals and the DLL timing signals are employed as sampling clocks for the
track and hold circuit. Sel_A and SeLB are applied to multiplexer_A (Mux_A) and
multiplexer_B (Mux_B) respectively to select proper PLL and DLL timing signals
during the test phase. D ataJn and serial clock (Ser_Clk) are used to load required
control d ata in series rather than parallel to lower the number of required I/O pins.
SeLC, which determines the stimulus segment number, is also supplied serially.
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Figure 22: Detailed block diagram of the proposed tester core.
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Samples of the
CUT Response

A low frequency periodic stimulus waveform and its sync signal are supplied by
the AWG. The PLL receives the sync signal as an input and generates a set of timing
signals running N-times faster than the applied AWG waveforms. The timing signals
generated by the PLL are equal in frequency but different in phase. Moreover, they
are equally distributed over one period of the PLL output signal (Clk_out). These
timing signals are selected by Mux_B one by one as a carrier and mixed with the
AWG waveform. Figure 23 shows a typical AWG waveform, the PLL timing signal
used as a carrier and the mixer’s output waveform. The output of the mixer is in
fact a periodic set of segments where each segment lasts for one period of the carrier
signal. The CUT response to each segment of the stimulus waveform is obtained
separately through subsampling until the responses to all segments in one period of
the AWG waveform are determined. The DLL circuit provides another set of timing
signal to enable the scheme to subsample the response to each stimulus segment
separately. To illustrate how a test is carried out, assume th at the AWG provides a
Output

20m

> 0.00 v j
-20m
20m

, Input

8 o.oo V

/
X.

-20m

Carrier

-900m

8 0.00
-900m
2.0n

4.0n

6.0n

8.0n

lO.On

12.0n

14.0n

Time (s)

Figure 23: Typical input and carrier signals applied to the mixer and the correspond
ing output.
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low frequency periodic waveform and the PLL and the DLL are in a locked condition.
To obtain the CUT’s response to a particular segment, for instance segment P, the
external test controller sets the segment address (SeLC) to P and thus, whenever
th at segment is applied, the segment identifier generates a pulse enabling the T /H
module to capture the instances of th at particular segment. The T /H repeats the
capturing samples of the same instance in every period of the AWG waveform as long
as the address lines of the multiplexers (SeLA and SeLB) and the segment address
remain unchanged. The sampled instance is digitized by a low speed ADC and saved
in the RAM memory. To obtain a new instance, Sel-B is advanced by one and a new
timing signal is applied to the T /H module as a sampling clock. A total number of K
instances of the CU T’s response are captured by incrementing Sel-B. Once all DLL
timing signals are selected, Sel_A is incremented and the next PLL timing signal is
selected as a carrier. Since the newly selected PLL signal is not in phase with the
input clock, the PLL starts varying the location of its timing signal edges in time to
reacquire the lock again. When the PLL and subsequently the DLL settle down, the
edges of all PLL and DLL timing signals are shifted in time and consequently new
samples are obtained. The shift and sample procedure for a case wherein the AWG
supplies a sinusoidal input of 101.01 MHz (T=9.9 ns) has been illustrated in Figure
24 in which just the first two PLL signals (Carrier_l and Carrier_2) and the first two
sampling clocks (Sampling_Clk_l and Sampling_Clk_2) are plotted and instances of
the second segment of the input waveform are captured. The PLL synthesizer is set
such th at its oscillator runs 10 times faster than the input, generating signals of 990
ps period. In the implemented tester core, the PLL and the DLL provide 10 and 11
timing signal respectively and thus the PLL timing signals are separated by 99 ps
while the DLL timing signals are separated by 90 ps.
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3.6

S u m m a ry

In this chapter a new test methodology based on an embedded tester for high speed
analog/RF circuits was presented. Bipolar modulation and subsampling techniques
which are employed as enabling methods were also introduced and then the m ath
ematical description of the proposed test method was presented. To ensure the va
lidity of the proposed test method, a system level simulation was performed using
M atlab/Simulink models. In the last sections of this chapter, the conceptual block
diagram of the embedded tester was illustrated and the test protocol was specified.
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CHAPTER IV

TOPOLOGY SELECTION AND SYSTEM
LEVEL SIMULATION
To show the application of the test methodology in practice, an embedded tester core
for high speed analog/RF circuits with target specifications detailed in Table 1 has
been designed. The proposed tester as shown in Figure (21) has two main units of
Table 1: Embedded Tester Core Design Goals
Technology
1.8 V, 6 Metal, 0.18 /un CMOS Process
CMOS RFICs, LNA’s, Mixers,
Target devices
Power amplifiers, PLLs, etc.
Area
< 1.00 mm2
Test frequency range
100 MHz - 2.5 GHz
Maximum sampling
< 10 ps
clock resolution

(a) high frequency stimulus generator and (b) response capturing circuitry each of
them containing several modules. The topology of each module is selected based on
the target specifications of the tester and practical implementation limits imposed by
the CMOS 0.18 /un fabrication process.

4-1

High Frequency Stim ulus G en erator

The employed high frequency stimulus generator (Figure 25) includes an external
AWG, a mixer and a carrier signal generator. The AWG provides a sync output in
addition to a low frequency stimulus waveform. The carrier signal generator gets the
sync signal and supplies the mixer with a digital level signal which is integer-N times
faster than the input waveform. The operations of the mixer and the carrier signal
39
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Figure 25: Block diagram of the employed high frequency stimulus generator.

generator are explained below.

4.1.1

M ixer

One of the advantages of using bipolar modulation technique is the direct control over
the output amplitude. Prom Equation (1) it can be seen th at the fundamental compo
nent at the output is a linear function of the signal level at the input. Consequently,
the power of the signal delivered to the CUT at the fundamental frequency can be
linearly controlled by the power of the signal supplied by the AWG. This capability
simplifies the design of the mixer since regardless of the mixer’s conversion gain the
amount of power transferred to the CUT can be controlled by the AWG. Therefore,
instead of an active mixer a passive mixer can be used which provides a better noise
characteristic and improved linearity.
A bipolar chopper can be implemented using a passive mixer [51] th at constitutes
just a single selector switch as shown in Figure 26. Assuming an ideal squarewave
carrier, the voltage conversion gain of the mixer can be calculated as follows. For an
input signal of x(t) = A incoswint from (1) the output y(t) is equal to:
2A

y(t) = — —cos(wa - win) t

2A

—^x( t)c os (3ws - win)t + ...

7T

<j 7T
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(5)

C arrier
Figure 26: Block diagram of a passive chopper modulator.

and the voltage conversion gain is:
Gc —

amplitude o f the fundamental
amplitude o f the input

2Aj„

7r

A,

___

7T

(6)

To verify the parameters and specification of the mixer a M atlab/Simlink model
has been developed and simulated. Figure 27 shows the simulation setup to test
the mixer. The input and output waveforms and their spectrum are shown in Fig
ure 28.

It can be observed th at the output spectrum as expected just contains

the odd harmonics.

The mixer’s power conversion gain by definition is equal to

Gc = P*™? °f ^ _fundarnental at the output
L
power of the input signal

d th

f

tfa simulation results we

can write: Gc — 68/170 = 0.4 ~ ( | ) 2 which confirms the conversion gain obtained
form mathematical model using Equation (6).

B-FFT
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Spectrum
S co p e1

Sinusoidal -200MHz - Amp=1 V

S co p el

Digital S quarew ave 1GHz
B-FFT
Zero-O rder

Spectrin

Figure 27: Simulation setup in M atlab/Simulink to test the mixer.
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4.1.2

Carrier Signal Generator

The carrier signal generator is expected to get the sync signal as an input and generate
a carrier signal which is N-times faster than the sync signal. An integer-N PLLsynthesizer [48, 49, 51] can be utilized as a core block to meet this requirement.
There are two major types of PLL architectures: (a) traditional linear architecture
which is also called type I and (b) charge pump PLL also called type II. Although
type I has been widely used in various applications, it has several shortcoming such as
a limited acquisition range and trade off between its filter bandwidth and the phase
error. Thus, the charge pump PLL (type II) topology is selected to design the carrier
generator. The type II PLL synthesizer comprises a Phase Frequency Detector (PFD),
a Charge Pump (CP), a Low Pass Filter (LPF) and a Voltage Controlled Oscillator
(VCO) as shown in Figure 29.

CLKb

PFD

CP/LPF

VCO

CLK

Figure 29: Block diagram of type II PLL.

1. Phase Frequency D etector [48]
The performance of the PLL is greatly affected by the type of the employed
phase detector. There are four main types of phase detectors as follows.
(a) XOR gate which can be used as a simple PD. It produces error pluses on
both rising and falling edges of the input signals.
(b) Four-quadrant analog multiplier which offers significant noise suppression.
(c) J-K flip flop which is an edge-triggered PD and produces an output that
is not sensitive to the input waveform asymmetry.
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(d) Phase Frequency Detector
The output signal of PFD depends on the phase error in the locked state
and in the unlocked condition, the output is a function of frequency error.
Consequently, a PLL using PFD always locks on the input irrespective of
the type of loop filter used.
Due to the advantages of the PFD, this architecture is selected for the design of
the PLL. Figure 30 shows the implementation of the PFD and its typical input
and output waveforms. Defining the output as the average of Q a and Q b when

CLK
!CLR

NAND

CLK
!CLR

(h

r:

i

u

1

Figure 30: Selected PFD architecture and its typical input and output signals wave
forms.

uja

= Wb, the output varies linearly when the phase difference changes from

-360 to +360 as illustrated in Figure 31.
2. C h a rg e P u m p
A common approach to obtain average value of the PFD outputs is to use a
charge pump [52]. The PFD with a charge pump circuit is shown in Figure 32.
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out

iI

-2 n

Figure 31: Characteristic of the PFD.

It has three states as follows:
VDD

CLK
!CLR

NAND

*• Vout

CLK
!CLR

Figure 32: PFD followed by a charge pump.

(a) Qa = Qb = 0 and thus Si and S 2 are off and Vout remains unchanged.
(b) Qu=high. Q b =\ ow where S 1 is on and I\ charges Cp.
(c) Q/i=high, Qb

=1

ow

where S 2 is on and I 2 discharges Cp.

If at t = 0 a step phase of d0 is injected to the input B, Q a produces error pulses
(Figure 33) with duration of 4>0Tin/(2iT). Consequently, the output voltage is
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Figure 33: Step response of the employed P F D /C P /L P F module.

increased by (Ip/Cp)(f>oTin/(2n) in every period. If the output is approximated
by a ramp, Vout can be expressed as [48]:
(7)

Vaut{t) = T T ^ T ^ o u it)

From Equation (7) the impulse response is equal to:
dV OUt\£ )

; ;
cfrodt

U{-L\
= hit)
= —^P7"-u(t)
2nCp

(8)

Thus, the transfer function can be expressed as:
T out /

\

Ip

1

Tr

1

rT“ (s ) —
x - = K pfd x A <ps
2nCp
s
s

7

(9)

KpDF — 2-k C t, is the gain of the PFD.
Figure 34 shows the system level representation of the P D /C P /L P F module in
M atlab/Simulink environment. The current injected and drawn (II and 72) by
the charge pump is assumed to be 20 /tA and modeled by constant value of
This amount of current can be supplied by a moderate size transistor in
the target CMOS technology without oxide breakdown. The value of the resistor
and capacitor in the charge pump are chosen to be Rp = 7 K and Cp = 3 p f.
A higher value for Cp is desirable owing to its positive effect on enhancing the
stability and jitter reduction; however, due to the considerable area overhead of
46
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Figure 34: System level representation of the P D /C P /L P F module in Matlab.

capacitance implementation on CMOS process maximum amount of 3 p f ap
pears to be reasonable. The simulation results in Figure 35 show two inputs of 1
GHz with 7t/2 phase difference together with the output of the system. The gain
of the PFD, which by definition is given by: K PFd =
form Figure 35 is determined to be K PFD =

= 2 %x3 Ze- \ 2 = 9-65e5,
8) ~ \ eQ confirm

ing the calculated value.
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3. Voltage Controlled Oscillator (VCO)
There are two main types of VCO (a) LC based VCO and (b) ring oscillator
type VCO. Generally, an LC based VCO offers a high quality factor (Q) and
a relatively low phase noise [53]. However, with on-chip inductors the high Q
advantage is largely diminished due to the low quality factor of on-chip induc
tors. Off-chip inductors can be used to achieve high Q, however this approach
can significantly add to the complexity of test setup. Thus, the ring oscillator
based VCO is selected to be used in the PLL. Linear model of an ideal VCO is
defined by:
Uout — ^ 0 + K y c o V c n t

(10)

Where

is angular frequency corresponding to Vrni = 0 and K y c o represents

the gain.

The relationship between the phase and frequency ofa waveform is

given by:
0 (t) =

J

u dt +

0O

(1 1 ) ■

for a sinusoidal output we can write:

P o u t( ^ )

P m C O s( J

U J a u t d t -p 0 o )

(1 ^ )

substituting for oj^t from equation (10) yields to:
Vout(t) = Vmcos(uJot + K v c o
The term K Vco

f V c n td t,

J

Vcntdt + 0o)

which is called excess phase (0ex),can be

(13)
used to

define the PLL transfer function as follows:
fh-~ / x K v c o
(s) = — —
Vrcnt
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M
(14)

4-1.2.1

Linear Model and Stability Analysis of the Employed PLL

The linear models of the P F D /C P /L P F and VCO can be used to construct a
linear model for the employed PLL. From the linear model presented in Figure
36 the relationship between the input and the output can be determined and
the transfer function is defined by:
C P /L P F

VCO
VCO

Figure 36: Linear model of the employed PLL.

=
U

s

*

IpK vco/2 nC P
+ IpK v c o /2ttCp

(

j

The loop gain has two poles at the origin one established by the C P /L P F and
the other by the VCO. These poles at the origin will cause stability problem
since each of them contributes 90° phase shift allowing the system to oscillate at
the crossover frequency. One solution to the stability problem is to add a zero
to the transfer function. This can be done by adding a resistor in series with
the loop filter capacitor. The transfer function of the modified P F D /C P /L P F
module is given by:
^

and

= ^

+

<16>

thus the PLL transfer function is modified to:
^ ( R PCFS + 1)
" W - ? + ! ^ RpS + L g % u
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W

This transfer function represents a second order system with a zero at s =
—1/(R pC p).

The natural frequency and damping factor of the system are

given by:
pJ^-vco

P ^ p J \ V CO

(18)
(19)

After determining the stability criteria and the topology of the building blocks,
a system level simulation can be conducted. The system level model for each
block has been developed based on the assumption th at the system is going to
be implemented on CMOS 0.18 /im process. Therefore, initial values for the
power supply and the circuit elements are chosen to be within reasonable limits
imposed by the process, area overhead and power consumption limitations.
An im portant concern in the design of the VCO is the deviation of its output
frequency from its nominal value due to the process variation. Therefore, it is
required to increase the tuning range to make sure th at the desired frequency
range can be supported under the worst case process variation. This require
ment is in sharp contrast with the requirement to minimize the noise effect. If
a noise amount of v is imposed on the control voltage of a VCO, the output
frequency changes from ujou1 = luq + K VCoVcnt to LUout = u Q+ K VCo{Vcnt + v)
indicating a frequency variation of Au> = K VcoV- Generally, for allowable con
trol voltage range of V\ < Vent < V2 and tuning range of uq < u out < cu2 the
VCO gain {Kvco) has to satisfy the following requirement:

VCO

( 20 )

Based on the above discussion and the target specification of the tester, the
center frequency of 1.7 G H z and the VCO gain of K v c o = 5e9 H z / V with a
tuning range of 1 G H z < f < 2.5 G H z are chosen as target design parameters
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of the VCO. Based on the design values of K Vco = 5e9 H z / V , Ip = 20 fxA.
Rp = 7

K and Cp = 3 p f from (16) the damping factor of the system is given

by:
„

™nn
7000

C=

—

120e - 6 x 3e - 12 x 5e9
X

2

V

2tt

0.7

(2 1 )

The bode diagram of the open loop transfer function shown in Figure 37 indi
cates th at the PLL system is stable and presents a phase margin of 80°.
Bode Diagram
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Figure 37: Bode diagram of the open loop transfer function of the PLL.
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9
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Figure 38 shows the simulated control voltage of the PLL. It indicates that
the PLL can successfully lock on the input signal with an acceptable overshoot.
When the PLL is in the locked condition the simulation result shows no noise or
06

0.5

0.4

0.3
>

0.2

0.1

0
T im e (s )

Figure 38: The simulated control voltage of the PLL.

ripple on the control voltage. This is due to the ideal models used for the system
level simulation. In practice, various sources of noise such as clock feedthrough,
CMOS switch charge injection [54, 55] and the power supply noise contribute
to the total amount of the ripple imposed on the control voltage th at eventually
translates into jitter.
4-1.2.2

Frequency Synthesizer

Synthesizers are actually frequency multipliers and a PLL [56, 57] can readily
be modified to a frequency synthesizer by inserting a frequency divider in the
feedback loop as indicated in Figure 39. At the locked condition, the signals
applied to the PFD must have the same frequency. For the configuration indi
cated in Figure 39 when the PLL locks we can write f in = fip and fip = f out / N
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thus fo u t = N x f in. To provide a range of frequencies a programmable di
vide by N counter can be used. Assuming th at N is an integer number and
Nmin < N < N rnax the output frequency is given by: N minfin < fout < Aout finIt is im portant to note that if N is incremented by one the output frequency is

PFD

CP/LPF

VCO

out

Divide by N
Counter

Figure 39: Block diagram of the employed PLL synthesizer.

increased by fin. Thus, the output frequency changes in steps with a minimum
value determined by the frequency of the input. The integer-N architecture can
be modified to overcome this limitation however for our test application it is not
required. Since we have control over the signal through the external AWG, the
desired VCO frequency can be selected by changing both the AWG frequency
and the value of N.
When the PLL locks on the applied sync signal, the VCO is synchronized with
the input waveform causing the carrier to oscillate exactly integer-N times faster
than the AWG waveform. Figure 40 shows a M atlab/Simulink setup in which
a divide by N counter added to the PLL creating an integer-N synthesizer. The
simulation results for N=8 are shown in Figure 41. In the locked condition,
as indicated in Figure 41 the VCO output runs 8 times faster than the input
signal.
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Figure 40: M atlab/Simulink setup for the synthesizer.

(a)

<b)

Figure 41: Synthesizer simulation results for N=8. (a) input and (b)output.
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4.1.3

Block Diagram of the Carrier Signal Generator in M atlab

After topology selection and performance verification for each unit of the high
frequency stimuli generator module, its overall performance can be evaluated
through simulation. Figure 42 shows the system level implementation of the
high frequency stimulus generator. A 200 M H z sinusoidal waveform with its
sync signal has been generated by the AWG and applied to the PLL synthesizer.
The value of N is chosen to be 8 for this experiment. The output of the mixer is
High Frequency
SthiulusWfereform
Low Frequency Stmulus Waveform

Clk in

HP

Integer-N Sythesizer

Figure 42: Simulink test setup for the high frequency stimulus generator.

shown in Figure 43 which in fact is the chopped version of the input signal. As
expected, it can be observed th at each period of the AWG waveform is chopped
into eight equal-size segments.
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Figure 43: Simulation results for the high frequency stimulus generator.
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4 .2

R esponse C apturing C ircu itry

The response capturing unit as shown in Figure 44 includes two main modules of
(a) Sampling clock generator and (b) Track and hold circuit. The sampling clock
generator synchronizes the sampling clock with the CUT’s response waveform in
order to obtain proper samples through the T /H circuit.

Response Capturing
Unit
Track
and Hold

CUT Response
Waveform

Carrier
Signal
Generator

Enable
Clk out

Samples of
the CUT
Response

Sampling
Clock
Generator

Test Control
Signals
Figure 44: Block diagram of the response capturing module.

4.2.1

Sampling Clock Generator

In the proposed test scheme, the applied stimulus is a periodic set of analog segments
where each segment lasts for one period of the carrier.

To determine the CU T’s

overall response, its response to each segment is obtained separately until the CU T’s
response to all segments in one period of the AWG waveform is determined. This
operation requires a precise sampling clock and a segment identifier. To capture the
CUT’s response to a particular segment, the segment identifier is programmed to
enable the sampling clock whenever the desired segment is applied to the CUT and
disable it afterwards.
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The carrier signal generator contains a segment identifier to provide Enable signal in
addition to the Clk_out for the sampling clock generator. The operation of timing
signal generator and its interaction with the segment identifier unit is described below.
1. Timing Signal Generator
To capture proper instances of the CUT’s response waveform through subsam
pling, the period of the sampling clock has to be Tdk = M x Tin + A T where
A T is a small increment and M is an integer number. Due to practical imple
mentation problems, instead of a clock with a programmable period a set of
timing signals th at are accurately distributed over one period of the sampled
waveform is employed for the purpose of subsampling. A single symmetrical
delay line either in the form of a VCO in a PLL or a Voltage Controlled Delay
Line (VCDL) in a delayed locked loop [57, 58] can be used to provide accurate
timing signals. Figure 45 shows a delay line composed of three inverter cells
configured as a ring oscillator. Assuming th at the propagation delay of each
inverter is equal to Tj and the circuit begins with Va — high , after three cell
delays (3T^) the voltage at node A falls and it takes the same amount of time
for Va to rise back again yielding an oscillation period of QT^. The difference
between the rising edges at the output of the inverter cells as shown in Figure
45 is equal to TVCo / 3 = 2Td.
The sampling clock and the sampled waveform can be synchronized using
vc

vc
VB

Figure 45: Timing signal generator using a VCO.

59

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

either a PLL or a DLL block. For the purpose of frequency synthesis it is pre
ferred to use a PLL since frequency multiplication is difficult to handle with
DLL circuits. However, for the purpose of subsampling, using a DLL offers
attractive advantages such as lower jitter and higher degree of stability. There
fore, a DLL architecture was chosen to generate timing signals. The building
blocks of DLL and PLL are quite similar. The only difference is the replace
ment of the VCO with a VCDL in DLL. The main idea is th at if a periodic
waveform is delayed by an integer times of its period, then the phase difference
between the original and the shifted waveforms will be zero. Figure 46 shows
the block diagram of a DLL which includes a VCDL. The VCDL comprises a
series of identical delay stages to provide phase shift between the input and
the output waveforms. The DLL loop settles down when the phase difference
between the input and output approaches kTin where k is an integer value and
Tin is the period of the input. The VCO module in a PLL contributes a pole at

C LK in

PFD

VCDL

CP

C LK m

Figure 46: DLL building blocks.

the origin to the transfer function undermining the loop stability. However, as
shown in Figure 47 the transfer function of a DLL contains just one pole and
thus its loop is always stable. For a DLL containing the same delay stages the
delay between the input and output, at the locked condition, is given by nTin
thus the phase difference between each consecutive stages is equal to nTin/ K
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CP/LPF

Figure 47: DLL linear model.

regardless of the process or tem perature variations. Although a PLL or a DLL
based timing signal generator can offer accurate timing signals, they suffer from
a limited timing resolution of one cell delay (7k). To overcome this limitation,
in the proposed sampling scheme, Vernier method [59] th at comprises two de
lay lines has been employed so th at the difference between the cell delay values
determines the timing resolution. Figure 48 shows a timing signal generator
th at includes two delay lines wherein the first one is configured as a VCO and
the second as a VCDL creating a coupled PLL and DLL structure th at gener
ates precisely aligned timing signals. Assuming both the PLL and the DLL are
in a locked condition and the DLL is locked on one period of its input clock,
the structure generates two sets of timing signals th at are distributed over one
period of the VCO. The delay between the rising edges at the input and the
output of each delay cell in the VCO equals to T y c o /L and in the VCDL it
is equal to T y c o / K where L and K are the number of delay cells in the VCO
and the VCDL respectively and Tyco represents one period of the VCO. If the
timing signals supplied by the PLL and the DLL are properly employed, the
scheme supports timing resolution of A = TVCo / L — T y c o / K which can be
significantly less than one cell delay.
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VCDL
PFD

CP/LPF
K-2 K -l
Tvco/K

DLL
-Tvco/K - Tvco/L

Tvco/L
Input_Clock-

PFD

vco

CP/LPF

Integer-N PLL
synthesizer

Figure 48: Precision timing signal generator using a coupled PLL and DLL module.

To take the advantages of such a high resolution timing signal generator, the
VCO and the VCDL in the embedded tester are implemented using the same
type of delay cells. For the application of high resolution sampling the timing
signals have to be selected in sequence and applied as sampling clocks to an
ADC. This is done by adding multiplexers to the VCO and the VCDL outputs
as illustrated in Figure 49. The timing signal generator illustrated in Figure 49
operates as follows:
The propagation delay of Mux-A, Mux-B and the divide by N counter add a
constant offset to the location of the rising edges at the output Y. The constant
offset delay does not undermine the subsampling procedure and thus for the sake
of simplicity, the offset delay is not included in the following analysis. When
both the DLL and the PLL are locked to their inputs, the VCO output at node
X is in-phase with the input clock. Thus, the delay between the rising edges at
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Figure 49: Employed precision timing signal generator.

the output Clock_out ( Ay) and the input clock can be expressed as:
Ay — M x

T vco /K

where

1< M < K

(22)

M is an integer number and depends on the selected VCDL timing signal by
Mux-A. If the address of Mux-B is incremented, both the PLL and the DLL
lose the phase lock because the newly selected signal is not in phase with the
input clock. The PLL mechanism varies the phase of the VCO timing signals
by shifting them in the time domain to reacquire the lock. When the PLL
locks again, all VCO timing signals are shifted by T v c o /L with respect to the
input clock. Since the DLL is driven by the VCO, it is also enforced to shift
its timing signals by T v c o /L to maintain the lock. Therefore, the expression
for A y changes to A y

=

T v c o /L + M x TVc o / K . However, since the VCO
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and the VCDL timing signals are periodic, A y in one period of the VCO can
be expressed as:
Ay = M

x

T v c o /K

0 < A y < T yco

for

(23)

and
Ay = M

x T vco /K

—T yco

Tyco < A y < 2Tyco

fo r

(24)

If all VCDL and VCO signals are selected in sequence we can write
Ml X Tyco
M2 X Tyco
Ay = ------ - -------- 1-------- —-----Ml X T y c o , M 2 x T y c o rp
A y — ------ —-------- 1-------- —--------- T y c o

{
for
f

for

n ^ A ^ rp
0 < Ay < T y c o
rp

^

A

/ ot

(25)
m a\

T y c o < Ay < 2 T y c o (26)

Where Mi and M 2 are integer values and 1 < Mi < L, 1 < M2 < K. Thus,
if the output of Mux-A is used as a sampling clock for the T /H circuit, a total
number of K * L samples of the input waveform over one period of the VCO can
be obtained by subsampling. The coupled PLL and DLL module can provide
timing signals just over one period of the VCO and thus the measurement
can only be performed over a limited time interval determined by the VCO
tuning range. To overcome this limitation, a new measurement method has been
developed in which the input waveform is first divided into equal-size segments
and then the segments are subsampled separately to obtain the overall samples
of the input waveform.

Input signals with fundamental frequencies varying

within the tuning range of the VCO are treated as one segment while inputs
with fundamentals below the VCO tuning range are considered as integer-N
segments. To support this measurement method instead of a conventional PLL
an integer-N PLL synthesizer is used. As a result when the PLL locks on the
input clock , the VCO is forced to oscillate integer-N times faster than the input
signal. Consequently, one period of the input waveform is divided into N equal
segments.
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2. Segment Identifier
The divide-by-N counter in the PLL synthesizer can be designed to start from
one when the first segment of the input waveform is applied to the input of
the T /H circuit, and advances by one in every cycle of the VCO up to N
when the last segment is applied. The segment identifier module, which is a
digital comparator, compares the output of the divide-by-N counter with an
address supplied by an external controller (Sel-C) and whenever they are equal,
generates a single pulse (Enable) th at lasts for one period of the VCO. This
control pulse enables the sampling clock when a particular segment is applied
and disables it afterwards allowing the T /H circuit to capture the samples of
the desired segment. Figure 50 indicates a simulation result in which the input
waveform is divided into eight segments and three samples of the 2nd segment
are obtained through the subsampling method.
Rising edges of
the sampling clock

Enable

0.0
Sampled instances
of the 2nd segment

Input signal

A

900m

V

0.0

Sel A=0

Sel A=2

Sel A=1
VCO output at node X

0.0

0.0

2.0n

6.0n

4.On

8.0n

10.On

time (s)

Figure 50: Input waveform chopped into eight segments and the samples of the 2nd
segment taken by subsampling.
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4.2.2

Track and Hold

This circuit captures the instances of the CUT’s response waveform at the rising
edges of the sampling clock.

Although, the system level implementation of T /H

circuit is straight forward, the actual implementation in CMOS environment is quite
challenging. The design of the T /H circuit needs to satisfy two critical requirements.
It has to have a high bandwidth to track high-speed input waveforms and it has to
introduce a low pedestal error to support a high-resolution sampling. At the next
chapter the design challenges of the T /H circuit is discussed and a new design for
T /H circuit is proposed to overcome the problems.

4-3

Packaging Selection

Package selection is a critical decision th at has to be made at the early stages of
the design. The number of I/O pins, test fixture, cavity size and the speed of the
circuit are among the main factors th at determine the type of the package. The
tester is designed to work at low speed with the outside world, however some high
frequency signals are required to be routed to the package pins in order to measure
the parameters of the prototype. Thus, a package with low parasitic capacitances is
required. Considering the target area of 1 m m 2 a package with a cavity size greater
than 1 m m 2 is required to accommodate the design. Referring to the package list
supported by CMC (40-DIP, 68-PGA, 84-PGA, 24-CFP, 44-CQFP, 80-CFP, 120CQFP, 208-PGA) 80-Pin CFP is selected and CFP80TF (printed circuit board test
fixture for 80-Pin CFP) is chosen as a test fixture.

4-4

S u m m a ry

To implement the tester core top-down design methodology is followed in which mod
ules are defined at the block level and then each part of the system is refined by
designing it in more detail. Topology selection for building blocks of the tester was
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covered in this chapter. In each case several possible topologies were examined and
heir advantages and disadvantages were discussed.

Once the a topology was de

termined, a mathematical model developed to describe the module and then linear
models were determined for system level analysis. M atlab/Simulink tools were used
to carry out system level simulations. The performance metric of the selected topolo
gies and the effect of their parameter variations on the performance of the tester were
determined through high level simulation.
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CHAPTER V

PHYSICAL LEVEL DESIGN OF BUILDING
BLOCKS
The tester as shown in Figure 22 constitutes various analog and digital modules. To
physically implement the entire design the top-down design methodology has been
followed. Each module is designed and tested separately and then building blocks
containing several modules are built and finally the building blocks are connected
together to realize the tester.

5.1

Analog C ircuits

Physical implementation of analog circuits especially at the gigahertz range is a chal
lenging task and in general requires several iterations to meet the design specifications.
To design the analog circuits, first the topologies at the system level were determined
and then schematic and layout of the circuits were implemented using Cadence design
tools. The operation of the circuits were verified using both spectreRF and Hspice
simulators.

5.1.1

Phase Locked Loop

A charge pump PLL is utilized to implement the carrier signal generator. Delay cells
are used as building blocks of the VCO module in the PLL. Therefore, first the design
of the delay cells is covered and then the VCO design is discussed.
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5.1.1.1

Delay Cell

The performance metric of the delay cells has a major effect on the accuracy of the
measurement scheme. Thus, its circuit topology has to be carefully selected to reduce
the level of noise introduced by delay cell nonlinearity. There are a wide range of delay
cells [60]- [64] for different applications in the literature. Conventional single-ended
delay cells [60] provide low intrinsic device noise and high Signal-to-Noise Ratio (SNR)
mainly due to their full voltage swing, however they suffer from a poor Power Supply
Rejection Ratio (PSRR). As a result any oscillator built based on this type of delay cell
introduces a considerable jitter. The dominant source of timing jitter is the switching
noise originated in the digital portion of mixed-signal systems. Differential delay cells
are less sensitive to the supply voltage fluctuations due to differential operations and
thus they are more suitable for low jitter applications. Based on the design objectives
a cross-coupled differential delay cell presented in Figure 51 is selected and the design
goals for the delay cell were defined as follows. For a ring oscillator to oscillate, the
loop gain has to be higher than one. However, to guarantee the oscillation in the
presence of process and tem perature variations as shown in Table 2 the desired gain
of each the delay cell is chosen to be higher than two.
Table 2: Delay Cell Design Goals
Parameter
Value
O utput Voltage Level
Digital
Gain
>2
Delay Range
50 ps - 100 ps
Control Voltage
0 - 1.8 V
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Figure 51: The employed cross-coupled differential delay cell, (a) schematic diagram,
(b) layout.
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In general, delay in integrated circuits can be modeled by a series resistor-capacitor
circuit. The delay is controlled by changing either the value of the resistor or the
capacitor. In Figure 51 the delay is controlled by resistance of M4 and M5. The cross
coupled transistors, M3 and M6, guarantee the differential operation while eliminating
the need for a conventional tail bias current commonly used in differential designs.
Moreover, the cross-coupled transistors sharpen the edges at the output and give less
chance to the power supply noise to be converted to jitter. The output swings railto-rail and generates digital voltage levels without requiring a level shifter. M l and
M2 are differential pairs operating either in cut-off or deep triode regions. The delay
range can be determined based on the test frequency range of (100MHz-2.5GHz) out
lined in the design objectives, the number of required timing signals and the desired
VCO gain. The maximum test frequency is 25 times higher than the minimum fre
quency. Designing an oscillator with such a wide tuning range is difficult in practice.
It requires a considerable number of delay cells to cover a significant delay range.
While for a practical implementation, the difference between the maximum and the
minimum delay values should not be more than a few times. To overcome this prob
lem, we can use a delay cell with a reasonable delay range to support just the high
portion of the test frequency band and then expanded the range by connecting the
VCO output to a digital divide by N counter and using its outputs to support lower
frequency bands. This approach can easily be adopted since the employed delay cell
provides digital level signals. The delay cell in Figure 51 includes two sub-circuits,
the control circuit that comprises M7, M8, M9 and R l and the pseudo-differential
circuit th at includes the rest of the delay cell.
The control voltage is applied to the gate terminal of M9 to change the reference
current flowing through M7. As a result the current injected by M4 and M5 into the
pseudo-differential circuit is varied and the speed of transition at the output node
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changes. In the design of the control circuit several factors have been taken into con
sideration. First the reference current is adjusted to change as a linear function of the
control voltage to lower the effect of the jitter. Moreover to support the VCO tuning
range and the PLL stability requirement, the control circuit is designed to provide a
high voltage gain.

The reference current flowing through M7 can be limited either by the amount of
R1 resistor or the output resistance of M7. Limiting the current by R1 requires a large
resistor and results in a considerable area overhead. Thus, in the proposed design,
the reference current is controlled by the aspect ratio of M7. To estimate the upper
limit for the drain current of M7, we assumed M8 and M9 are is deep triode region
and the voltage across R1 is negligible these assumptions were later checked and
validated. Based on the transistor parameters in CMOS 0.18 /rm technology specified
as:

iipC ox

= 17-7 i-iA/V2 and Vth — 0.35 V, for a maximum reference current of 20 fiA

we can write:
I d — VpC0X^ ( V gs — Vt h )2

(27)

20 x 10"6 = 17.7 x 10-6f (1.8 - 0.35)2
f = 0.56
Since there are two variables and one equation, one of the variables can be arbitrarily
selected. The aspect ration is rounded up to ^ = 0.6 and the length of l-/im is chosen
for M7 in order to minimize the short channel effect. The width from the aspect ratio
of 0.6 is W = 600 nm. R1 has a positive effect on the linearity of the scheme however
due to area overhead R1 = 5 K is chosen. It is desirable for the control circuit to have
a low frequency AC response in order to reduce the effect of noise and ripple on the
control line. This goal is partially achieved by choosing proper width and length for
M8 and M9. However, since the maximum and minimum amount of delay introduced
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by the delay cell is affected by M8 and M9, the sizes of these transistors have been
determined through simulation after a few iterations.
Figure 52 shows the simulation result of DC analysis for the control circuit using
Spectres circuit simulator. It can be seen that the reference current starts growing at
Vent = 0.3 V and reaches to the maximum value of 22.4 fiA at Vcnt = 0.8 V . It is also
can be observed th at M9 enters to the triode region when

exceeds 0.7 V. The

circuit exhibits a good linearity for 4.2 V < Vent < 6.9 V. The minimum amount of
©

o -~->

20u

a) c
10u

a) ^

DC O

-K
co >

0.0
0.0

0.3

0.6

0.9

1.2

1.5

1.8

0.0

0.3

0.6

0.9

1.2

1.5

1.8

2.0

CD X
D> CD

® "D

1.0
0.0

C ontrol V oltage (V)

Figure 52: Simulation result of DC analysis performed on the control circuit.

delay occurs when the maximum amount of current is injected by M4 and M5 since
the total capacitance

at the output node is charged faster.Assuming ideal current

mirrors and equal size M4 and M5, the drain current of M4and M5 is determined by:
W 4/ L 4
I da — I ds — I d 7 x —jjg—

. N
(28)

The voltage at positive output node (out+) is defined by: Vouc+Ceq = (ID4 + I m ) T
where Ceq is the total amount of capacitance seen at each output node of the differ
ential delay cell and T is the amount of the delay. Limiting the maximum amount of
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switching current of M3 and M 6 to less than 200 p A , the sizes of M3 and M 6 can be
determined from (27) as
200 x 10“ 6 = 17.7 x io - 6 hh(1.8 - 0.35) 2
^

= 5.37

In the design W — 1 p m and L = 0.18 p m have been chosen for both M3 and M6 .
Assuming the voltage level of 0.5 Vdd as a reference to calculate the delay introduced
by the cell, the minimum and maximum delay can be approximated by:
_

0.5VDD x Ceq

-‘- m m — / T
T \
\ ‘ D 4 —m a x + ‘ D 3)

T
-L m n 'r =

1

'

0.5Vdd x Ceq
(-T d 4 —m in +

Ids)

Where Ceq denotes the total amount of capacitance seen at the output node.
The current flowing through M4 has to be high enough to change the total current
of (ID4 —max + Idz) significantly in order to have a tangible effect on the cell delay.
On the other side it has to be as low as possible to limit the power consumption. A
maximum amount of Idz = 200 p A is reasonable and meets the design requirements.
For I D 4 = 200 pA, from equation 28 the aspect ratio of M4 is determined to be
= 5. For consistency with M3, the length and width of M4 and M5 are chosen to
be 0.18 //m and

1 .0

/rm respectively.

The delay cells are designed to support just the upper band of the desired test fre
quency range (1.0 GHz-2.5 GHz) due to implementation problems arising from a wide
tuning range. To cover the desired frequency band the period of the VCO has to be
able to vary from 400 ps to 1.0 ns. Thus, if ten delay elements are implemented
to construct the VCO, each delay element has to support a delay range of 40 ps to
100

ps.

From equation (29) for a minimum delay of 40 ps the estimated amount of Ceq is
equal to

8 .6

f F . This amount can be achieved if M l and M2 are properly sized. The
74

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

size of M l and M2 can be determined via simulation to meet the expected amount
of delay. The width of 1.0 pm and the length of 0.18 pm, which satisfy the design
requirements, are chosen for M l and M2. The simulation result shown in Figure 53
indicates the transient response of the delay cell for both the minimum and the max
imum amount of control voltage. It can be seen that the delay introduced by each
delay element covers the span of 36 ps < Tj < 91 ps. The main characteristic of the
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1.09n

1.11n

1.13n

Time (s)
Figure 53: The AC response of the delay cell, (a) applied input signal, (b) output
response for Vcnt=0 and Vcnt=1.8 V

delay cell th at shows the amount of the delay versus the applied control voltage is
shown in Figure 54. It can be observed th at the designed delay cell presents a good
linearity as control voltage is swept from 0.34 V to 0.68 V. The simulation results
shown in Table 3 indicate th at the design goals for the delay cell are met.
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Figure 54: Delay characteristic of the employed delay cell.

Table 3: Delay Cell Design Goals and Simulation Results
Parameter
Design Goals Simulation Results
O utput Voltage Level
Digital
0.05 V - 1.8 V
Gain
> 2
10
Delay
50 ps - 100 ps
43 ps -100 ps
Control Voltage
0 - 1.8 V
0 - 1.8V
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5.1.1.2

Voltage Controlled Oscillator

A circuit represented by a negative feedback system (Figure 55) may oscillate if the
following two conditions knows as ’’Berkhausen criteria” are satisfied.

H(s)

Figure 55: Linear model of oscillator circuits.

\H ( ju o ) \> 0

(30)

LH{jcuo = 180°
For a circuit to oscillate these conditions are necessary but not sufficient. The em
ployed VCO is a ring oscillator th at constitutes five cross-coupled differential delay
cells. The tuning range of a ring oscillator, in general, is determined based on the
number of delay elements and the amount of delay presented by each delay ele
ment. The employed delay cells as shown in Figure 53 support a delay range of
36 ps < Td < 91 ps. To generate the desired maximum frequency of 2.5 GHz, ten
delay elements or five differential delay cells can be employed to build the VCO.
Denoting the transfer function of each delay element by —A0/ ( l +

s

/ ujq)

for a

VCO containing ten delay elements the open loop transfer function is given by:
A 10
H (*) = - t' t t Vwo'

(31)

For the circuit to oscillate the total phase shift has to be equal to 180° at the crossover
frequency. Thus each delay element has to contribute

= 18°. The oscillation
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frequency is given by:
tan

_1

=

osc
U>0

^osc

18°

(32)

0.32 c^o

(33)

The minimum voltage gain per stage has to satisfy the gain requirement and thus

100m

Output
Input

10m

0.0

-100m

0.0

0.3n

0.6n

0.9n

1.2n

1.5n

1.8n

Time (s)
Figure 56: Simulation result from transient analysis of the delay cell.

the magnitude of the loop gain at

loosc must

be equal to unity.

, <

-i

(34)

( \ A + ( i T ) 2 ) 10

and hence:
A„ = V l + 0.322 =5 1.05

(35)

The transient analysis of the delay cell shown in Figure 56 indicates th at the gain of
each delay element is greater than five and thus the gain requirement for oscillation is
satisfied. Figure 57 shows a feedback circuit containing 10 delay elements. This circuit
does not oscillate due to the signal inversion through each stage resulting in a positive
feedback near zero frequency. The circuit latches-up rather than oscillates. To solve
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Figure 57: Ten delay elements employed to build a ring oscillator.

this problem, as shown in Figure 58(a), the interconnects between the outputs and
the inputs of one delay cell are cross coupled to provide a negative feedback near
zero. The physical implementation of the VCO is indicated in Figure 58(b). Post
layout simulation using Spectre simulator as indicted in Figure 58(c) shows a tuning
range of 1.1 GHz-2.8 GHz. The VCO gain, from Figure 58(c), for input range of
0.36 V < Vdt < 0.68 V is equal to: 5.6 GHz/V.
The simulation results shown in Table 4 indicate that the VCO design goals are
met.
Table 4: Voltage Controlled Oscillator Design Goals and Simulation Results
Parameter
Design Goals
Simulation Results
O utput Voltage Level
Digital
0.05 V - 1.8 V
Gain
5.0 GHz/V
5.9 GHz/V
Tuning Range
1.2GHz-2.5GHz 1.1 GHz - 2.8 GHz
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(a)

(b)

2.80G
2.60G
2.40G
2.20G
2.00G

0.5 6 G H z

1.80G
1.60G
1.40G
1.20G
1.00G

0.00

.200

.400

.600

.800

1.00

1.20

1.4

Control Voltage (V)

Figure 58: Implemented voltage controlled oscillator, (a) block diagram, (b) physical
implementation, (c) post layout tuning range simulation.
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5.1.1.3

Phase and Frequency Detector

The system level design of the PFD presented in Figure 30 can be implemented at
the circuit level using digital cells from CMOS 0.18 fj,m library. Figure 59 shows the
schematic diagram of the PFD using standard library cells which operates as follows:
A reference clock (R-IN) is applied to the circuit and compared with a feedback signal

CK
DFFRPQ2
RB

NAN2D4-

VSS

A1

^

CK

Down
DFFRPQ2

RB

Figure 59: PFD implementation using CMOS 0.18 /am standard library cells.

(FB). Based on their frequency or phase difference, error pulses on either Up or Down
outputs are generated.
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5.1.1.4

Charge Pump

Circuit level implementation of the charge pump is quite critical due to various fac
tors th at may undermine the proper operation of the circuit. Figure 60 shows the
implementation of a basic charge pump using CMOS transistors. The edges of Up

V
Ref-1 W----------

J“

Figure 60: Basic charge pump.

and Down signals in this scheme have to be precisely aligned since any time difference
between them introduces noise on the control voltage (Figure 61). The other issue is
the mismatch between the current injected and drawn through current sources which
eventually turn into a phase error between the reference clock and the feedback sig
nal. Moreover, the charge distribution between the main capacitance (Ci) and the
parasitic capacitances produces noise at the output.
Figure 62 shows the employed charge pump in which the edges of Up and Down sig
nals have been aligned through proper sizing of M7-M12 transistors. The currents
passing through M l and M4 have also been carefully adjusted to minimize the effect
of mismatch. The charge distribution is handled through a relatively large output
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D ow n

Up

I d2

ID3
Current

Control Voltage

Time

Figure 61: Skew effect on control voltage.

capacitance (C\ = 3 pF) in series with Ri = 5 K . A small capacitor (C 2 = 200 f F )
has also been added to the output to suppress the spikes on the control voltage.
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C2

(b)
T— (Mp «Mw CMh EMVteW
y ft—tSvtty Optau Am*r| ten CM
CSKILL
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Figure 62: Implemented charge pump (a) schematic diagram, (b) layout.

84

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

The current supplied or drawn by charge pump for 0.32 V < Vcnt < 0.8 V is set to
be 22 ixA to support the PLL stability requirement. Adding

62

to the output of the

charge pump introduces a zero in the overall PLL transfer function. This modification
introduces a third order PLL system and changes the stability criteria. In our design,
C 2 is chosen to be less than 10% of C\ to minimize the effect of C? on the PLL closed
loop frequency response. To verify the specifications of the designed charge pump
a test has been conducted to determine the CP gain. Figure 63 shows a test setup
in which the PFD is driven by two signals of equal frequency but different phase.
The input signals are later switched to obtain the CP response for both positive and

Vout

CP

Vdc

V2

Figure 63: Test setup for the charge pump gain measurement.

negative phase difference. Figure 64 shows the Up, Down pulses and the CP output
signal for a positive phase difference. It can be observed th at the slope of output from
Figure 64(a) is equal to 2.6 x 103. When the input signals are switched from Figure
64(b) the slope of the output is equal to —2.7 x 103 indicating th at the positive and
negative currents of the CP are properly equalized.
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Figure 64: Charge pump response for (a) inputs with positive phase difference, (b)
the same inputs but switched to present negative phase difference.
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Once all three main modules of the PLL were designed the PLL was built and tested
(Figure 65). A digital signal with frequency of 1.25 G H z has been applied to the
VDD

RJN

CP

PFD

VCO
Output
Vdc ©
‘© Vref

Figure 65: The PLL test setup.

PFD module. Figure

66

shows th at it takes 160 ns for the loop to settles down and

acquire the lock. The input and output signals at the locked condition are shown in
Figure 67.
600m

500m

>
CD
O
m)
o
>

400m

300m

200m

0.0

80.On

160n

240n

Tim e (s)

Figure 66: The PLL control voltage during lock acquisition.
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Figure 67: Input, output and control voltage of the PLL at the locked condition.

5.1.2

Delay Locked Loop

The transfer function of standard DLL represents a first order system and thus it is
always stable. Using a second order charge pump similar to the one developed for the
PLL yields a second order system and may result in unstable closed-loop. Figure

68

shows a DLL with a second order charge pump. The open loop transfer function of
the scheme presented in Figure

68

is given by:
(36)

Where Ip represents the current supplied by the CP module.

The closed loop transfer function is equal to:
rO U t

A <t>ins

IpKycn L (R\CiS + 1)
y -" l
1 '
- / _____________________________________________

__________________________________________________ 2 7 r

R lC lC2s* + [Cl + C2 + I p K Vc d lR \C \ /(2t t ) \ s + I p K v c d l / (27t)
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(3 7 1

cnt

CP
out

PFD
C2
Delay cell

Figure 68: DLL with a second order closed loop transfer function.

In practice, R\ can be removed since the open loop transfer function, as can be
seen from equation (36), contains just one pole at the origin. Alternatively C 2 can be
chosen to be less than one-fifth of C\ to satisfy the closed loop stability requirement.
The DLL in the proposed tester is designed using the same building blocks used
for the PLL design. The only difference is the use of VCDL instead of VCO. Figure
69 shows how the designed delay cells were configured as a VCDL. Total number
of eleven delay elements from six differential delay cells was employed to build the
VCDL. The number of delay elements in the VCO and VCDL are selected to be 10
and

11

which are mutually prime numbers to guarantee unique sampling points.
cntrl

Figure 69: Differential delay cells configured as a voltage controlled delay line.
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Since the DLL includes eleven delay elements its delay range (7^) id given by

11

*

Tmin < Td < 11 * Tmax where Tmin and Tmax are the minimum and the maximum
amount of delay supported by each delay element. Prom the simulation results pre
sented in Figure 53, Tmin — 36 ps and Trnax = 91 ps and therefore 396 ps < Td <
1.001 n. In other word the DLL theoretically can lock on input signal with tuning
range of 999 M H z < f in < 2.5 GHz. Simulation results presented in Figure 70 indi
cates how the lock is acquired by the DLL. It can be observed th at the control voltage
grows rapidly when the phase difference between the input and output is high. When
the phase difference decreases the control voltage changes slowly until the loop settles
down and the lock is achieved.
700m

600m

500m

400m

300m

0.0

100n

200n

300n

Time (s)

Figure 70: Control voltage variation of the DLL indicating how the lock is acquired.

Due to the fact th at the sampling clock jitter plays a very im portant rule in
the measurement accuracy of the designed test scheme. Extensive simulations have
been performed in various frequencies using both Spectres and Hspice to ensure the
performance of the sampling clock generator. Figure 71 shows the eye diagram of
the sampling clock supplied by the coupled PLL and DLL module at 1.1 GHz before
and after achieving the phase lock. The rising edges of the sampling clock shown in
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Figure 72, indicate the reduction of jitter levels from 28 ps to 2.5 ps peak-to-peak
once the lock is acquired.
(a)

1.90
1.50
1.10
700m
300m
-100m

700m

-100m
0.00

200p

400p

600p

800p

1.00n

1.2n

time (s)

Figure 71: Simulated eye diagram for the sampling clock of 1.1 GHz. (a) before
attaining the phase lock, (b) after attaining the phase lock.
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o.o
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o.o
360p

390p

420p
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480p

510p
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Figure 72: Peak-to-peak jitter of the sampling clock at 1.1 GHz. (a) before attaining
the phase lock, (b) after attaining the phase lock.

91

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

5.1.3

Mixer

The design of the mixer is simplified as: (a) The carrier is a square waveform and
(b) The mixer’s conversion gain is not a critical design parameter. Thus, instead of
an active mixer a double-balanced passive mixer has been designed. Figure 73 shows
the schematic diagrams of the employed mixer. It includes two CMOS switches each

Vu,
Carrier

v,out

1>

vin_4> °Figure 73: Schematic level implementation of the mixer.

containing a pair of complementary P and N transistors.

The operation is quite

simple, the switches turn on and off with the speed of the carrier to chop the input
signal. Two critical design issues were taken into consideration to lower the error
introduced by the mixer, first the rising and the falling edges of the signals applied to
the gate terminals of P and N transistors were accurately aligned to simultaneously
turn on and off each pair of transistors. Second, the on-resistance of the switches was
minimized and kept constant over the input voltage range by using high aspect ratio
transistors. Figure 74 shows the simulated DC characteristic of the employed CMOS
switch term inated by a 50 O resistor. The scheme presents a significant linearity over
the input range of 0 —0.5 V. The simulation results performed on the mixer show an
excellent frequency response and confirm that the conversion gain remains unchanged
up to 10.0 GHz (Figure 75). The conversion gain however, varies slightly with the
amplitude of the input signal. Figure 76 shows the mixer’s voltage conversion gain
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Sim ulated efeponse

0.6

0.9

1.2

Input (V

Figure 74: Simulated DC characteristic of the employed CMOS switches for mixer
realization.

versus the input voltage amplitude. It can be observed that the conversion gain varies
less than one percent for inputs up to 0.5 V amplitude.
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700m ;■
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400m ;•
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10M

100M
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Frequency (Hz)
Figure 75: Frequency Response of the Analog Switches Used in the Mixer.

The mixer’s transient response for a sinusoidal input of Vin = 0.9sin(2n x 250 x
106 f) and a 2.0 GHz squarewave carrier is presented in Figure 77. The spectrum of the
output shows fundamentals and harmonics together with the additional components
produced by the mixer’s nonlinearity and the carrier feedthrough.
Simulation results presented in Table 5 indicate that the Mixer’s design goals are
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c
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Figure 76: Mixer’s voltage conversion gain versus input voltage amplitude.

met.
Table 5: Mixer’s Design Goals and Simulation Results
Parameter
RF Input Frequency
IF Input Frequency
Conversion Gain Variation for V in pp = 1.8V
Isolation

Design Goals
1.0 MHz - 3.0 GHz
DC - 25 MHz
< 5%
>35 dB
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Simulation Results
1.0 MHz - 10.0 GHz
DC - 100 MHz
4.8%
38dB

1.00
750m

Input
■■

Output

Voltage (V)

500m
250m

0.00
-2 5 0 m
-5 0 0 m
-7 5 0 m
-
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Time (s)

Output power spectrum
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- 4 .8
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-3 0
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-6 0
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0
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6
8
Frequency (GHz)

10
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Figure 77: (a) Mixers input and output waveforms, (b) spectrum of the output.
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5 .1 .4

Track and H old

Channel charge injection associated with CMOS switches and clock feedthrough via
parasitic capacitances is often the primary sources of error in open loop sampling
circuits [65]. High-resolution fast CMOS T /H circuits utilize switched capacitor (SC)
techniques [6 6 , 48] or exploit the Miller hold capacitance method [67] to suppress
the sampling error. Conventional SC samplers are mainly designed in differential
configurations. They can substantially reduce the sampling error by differential op
eration [6 8 ] however they introduce a significant offset error if used as single-ended
samplers. For the purpose of on-chip sampling a new single-ended high speed CMOS
T /H circuit is designed in which the sampling error is reduced through the use of a
pseudo-replica circuit and dummy transistors [69].
The proposed T /H circuit as indicated in Figure 78 includes a sampling module
with series capacitor and a replica circuit. It operates as follows. In the acquisition

out

sa m p lin g m o d u le
itfseries c a p a c ito r

replica circuit

Figure 78: Track and hold circuit with a replica circuit.

mode M l and M3 are on, M2 is off and the voltage across C hi tracks the input (Vin)
. In transition to the hold mode, first M3 goes off and after a slight delay 4>2 falls
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turning M l off and M 2 on. M3 does not suffer from the body effect since its source
junction is connected to the ground and as a result its channel charge produces an
input-independent offset error on C hi . When M3 turns off, the conducting path
from CHi to ground is opened and consequently the charge corresponding to the
instantaneous input voltage level is trapped on C h i ■ The voltage level across C hi
does not change until M3 turns on again and provides the conducting path from the
hold capacitance to the ground. Thus, the charge injected by M l does not affect the
voltagelevel on C hi • To derive an
th at the effect of

expression for the output (Vout ), it is assumed

clock feedthrough is negligible. This assumption islater validated

by adding dummy transistors to the T /H scheme.
Assuming M3 and M l turn off at t = ts and t = th respectively, the voltage level at
the upper plate (X) and the lower plate (Y) of C hi in Figure 78 at t = ts can be
expressed as: Vx(ts) = Vin(ts) and Vy{ts) = Fam 3 - Where Fam 3 is the offset voltage
produced by M3 at node Y. During the time period of ts < t < t h M3 is off and thus
any voltage variation at node X is reflected at node Y and one can write:
Vv(t) = Fa M3 + Vx{t) - Vin(ts)

fo r

ts < t < t h

(38)

When M l goes off at t = th its charge injection produces an error (Fami) affecting
the voltage levels at both plates of the hold capacitance. Therefore, at t = th we can
express the voltage levels at the upper and lower plates of C hi as:
Vx(th) = Fami + Frin(th)
fy(fft)

=

Fa M 3

+

FamI

+

Vinith)

(39)
~

Vx(ts)

(40)

The voltage across C hi for ts < t < t h is given by:
C chi = Vx(ts) — Vy(ts) = Frx (th) — Vy(th)

(41)

F chi = Fin(ts) — Va M3

(42)

th at is:
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When M2 goes on, the negative feedback is established and the voltage level at the
lower plate of the hold capacitance starts to change. However, the voltage level across
Chi remains unchanged since the conducting path is still open. When the feedback
loop around the op-amp settles down, the voltage levels at the negative input (Vy)
and the positive input (Vz) become equal. The output voltage can be expressed as:
Vout = Vchi + Vy. Substituting for VCm from 42 gives Vout = Vin(ts) - VA M

3

and

since Vy = Vz we can write:
V0Ut = (Vin(ts) - V AM3) + Vz

(43)

The fraction of charge injected through the source and drain of a CMOS transistor
depends on the source and drain voltages, the impedances seen by them and the speed
of the clock at the gate junction. Thus, if we choose the same size of M3 and M4
in Figure 78 and drive them with the same clock speed and also if Chi = C h 2 then
we can conclude th at the offset error at node Z (VAma) produced by M4 is equal to
the offset error at node Y (Vam3 ) introduced by M3 and thus Vz = VAm 3 = VAma ■
Substituting Vz in 43 gives:
Vout = (Vin(ts) — VAM3) = Vin(ts)

(44)

In summary, the voltage across C hi in the hold mode comprises the sampled instance
of the input and the offset error introduced by M3 charge injection. The replica
circuit supplies the op-amp with an offset voltage equal to the error voltage produced
by M3 enabling the op-amp to remove the error from the output. It can be shown
th at if a non-ideal op-amp with a limited gain of A 0 and input capacitance of Cin is
used the output voltage in equation 44 changes to:

= ti +4 - < r V? r U\
,\iA ~
1 + -U/A)

“ (C ./C 'fi + l)M o]

(45)

Thus, the T /H circuit introduces a gain error of approximately —(Cin/Cm + 1)/A j
in practice. This error can be considerably reduced by an appropriate op-amp design.
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While the circuit presented in Figure 78 effectively eliminates the error produced
by charge injection, the scheme still suffers from a limited input dynamic range and
the error introduced by clock feedthrough. The dynamic range is simply extended
to the supply voltages by replacing M l and M2 with complementary pairs of P and
N channel transistors. To suppress the clock feedthrough dummy transistors with
half the width of the main transistors have been added. The T /H scheme with an
extended dynamic range and dummy transistors is presented in Figure 79.

IN

3P

in

3N

out

2D

Figure 79: T /H circuit with complementary and dummy transistors.

The size of the transistors are given in Table

6

The input and output waveforms for a test case where a sinusoidal input of 1.8 Vpp
and 10 MHz is sampled with 100 MHz clock are depicted in Figure. 80. The spikes
can be explained by noting th at the voltage level at the negative input of the op-amp
is a function of the input signal in transition to the hold mode and whenever th at
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N Transistors
W idth
No.
M \n
50pm
M ind 25pm
50pm
M 2N
M 2nd 25pm
2 0 pm
M 3N
1 0 pm
M 3nd
50pm
M 4n
M 4 ND 250pm

Length
180nm
180nm
180nm
180nm
180nm
180nm
180nm
180nm

P Transistors
W idth
No.
M \p
2 0 0 pm
M ipd 1 0 0 pm
M 3p
80pm
M 3pd 40pm
-

Length
180nm
180nm
180nm
180nm
-

Table 6: The width and length of transistors in the implemented T /H circuit
voltage falls below the level at the positive input, voltage spikes are generated. When
the circuit enters the hold mode, the output is adjusted to the sampled input and
the spikes are eliminated. Figure 81 shows the simulated hold pedestal error for the
sampling scheme presented in Figure 79 as a function of DC input voltage for two
different clocks with transition times of 300 ps and 600 ps.
From Figure 81, we can observe th at the proposed cancellation technique presents
a low sensitivity to the clock transition time. The hold pedestal errors for the applied
clocks are almost equal and less than 1.6 mV over the input voltage range of 0-1.8 V.
Table 7 indicate the summary of track and hold design goals and simulation results.
Table 7: Track and Hold Circuit !3esign Goals and Simulation Results
Parameter
Design Goals Simulation Results
Pedestal Error for V in m = 1.8V
<2 mV
1.6 mV
-3db Bandwidth
> 3 GHz
4.8 GHz
SNDR at 1.0 GHZ
>50 dB
54 dB
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Figure 80: The input and output waveforms of the T /H circuit for a sinusoidal input
of 1.8 Vpp at 10 MHz with a 100 MHz sampling clock.
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Figure 81: Simulated hold pedestal error as a function of DC input voltage for two
different clock transitions of 300 ps and 600 ps.
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5.2

D igital C ircuits

To design digital circuits, first Verilog Register Transfer Level (RTL) codes were
prepared and synthesized using VrilogXL simulator, the test benches were designed
in Verilog and then the behavior of the designed circuits were verified using Cadence
Simvision tool. The synthesized codes were transferred to Cadence Silicon Ensemble
for automatic layout generation. The extracted physical layouts of the circuits were
tested again to ensure th at the design targets are met. To protect the analog circuit
from switching noise, all digital circuits (Figure 82), except for the multiplexers, were
placed in a different part of the chip and supplied with a separate power supply.

(Q

<Q

a

V) '■o

Carrier

MUX 16:1

Set A
Sel B

MUX 16:1

Divide by N
Counter

Comparator

Sel C

Serial to parallel
converter

Data in

Enable

Ser Clk

Digital
C ircuits

Figure 82: Block diagram of digital circuits.

5.2.1

M ultiplexer

As shown in 22 two digital multiplexers (Mux_A & Mux_B) are required to select
timing signals generated by the PLL and DLL modules. The design of the multiplexers
have to satisfy two conditions: (a) It has to be able to operate over a frequency range
up to 2.7 GHz and (b) present equal propagation delay from each input line to the
output. To meet the second requirement, a sixteen to one multiplexer is designed
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to have a complete symmetry between each input line and the output. The speed
condition is met by constraining the design before logic synthesis. Figure 83 shows
the circuit diagram after the codes are complied with the Synopsys design analyzer
tool. It can be seen th at the circuit has symmetry with respect to the inputs.

Figure 83: Circuit diagram of the multiplexer generated by synopsys design analyzer.
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5.2.2

Counter

To convert the designed PLL to an integer-N frequency synthesizer, a divide by N
counter is required. The frequency of the VCO output is divided by N through the
counter and then applied to the PFD module to get synchronized with the input
signal. Since the maximum VCO frequency (2.7 GHz) is more than two times higher
than the minimum VCO frequency (1.0 GHz), a simple ripple counter is employed
as a divide by N counter. The RTL code representing the counter is listed below.
The counter receives a clock signal and 10-bit data as inputs and generates carry and
q signals as outputs. The 10-bit input data is compared with the counter’s output
value and whenever they are equal a carry signal is generated and then the counter
is cleared to restart the counting again.

Figure 84 shows the circuit diagram of the counter generated by synopsys design
analyzer.

Figure 84: Circuit diagram of the counter generated by synopsys design analyzer.
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5.2.3

C om p arator

The comparator receives two 10-digit numbers and a clock signal. It generate a pulse
th at last for one period of the clock when the input numbers are equal. The only
design complication is the speed of the operation which is defined by the maximum
frequency of the VCO. This condition is met by constraining the clock signal during
the synthesis process. The RTL code of the comparator is given below and its circuit
diagram is presented in Figure 85

Figure 85: Circuit diagram of the comparator.
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5 .2 .4

S eria l-to -P a ra llel C on verter

To reduce the number of required I/O pins, data is serially loaded into a register and
then converted to parallel data inside the tester core. The RTL code for the serial to
parallel module is listed below and its circuit diagram is shown in Figure 86.

Figure 86: Circuit diagram of the serial to parallel converter module.

5.3

M ea su rem en t A ccuracy

The main sources of measurement error are related to: (a) the nonlinear nature of the
mixer used to generate the test stimulus; (b) the jitter associated with the PLL and
DLL circuits; and (c) the hold pedestal error produced by the T /H circuit. Errors
associated with the T /H circuit and the sampling clock jitter are the main sources of
measurement uncertainty. The limits of the error introduced by jitter can analytically
be determined while the T /H error has to be obtained through simulation.

1. Error introduced by the T /H circuit
To evaluate the nonlinearity of the T /H circuit, Cadence tools were used to
106

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

setup a simulation environment for the T /H circuit. Sinusoidal waveforms were
generated and applied to the T /H input and samples of the output were col
lected. Cadence calculator was used to calculate FFT of the samples. From the
FTT results signal to noise and distortion ratio (SNDR) of higher than 53 dB
for input sinusoidal signals of 0.5 Vpp up to 100 MHz was achieved.

2. Error introduced by jitter
The jitter of the sampling clock [70, 71] introduces noise on the captured re
sponse waveforms.

To estimate the error, we assume a sinusoidal input of

Vin = Asin2ir fint and a small sampling clock jitter of e. Thus, the samples are
obtained at t = K T S + e.

Vs = A sin 2 n fin(K Ts + e)

(46)

Vs = A sin(2irfin(K T s)) + e2'KfinA cos(2nfinK T s)

(47)

For a small e2irfin th at is

Thus, the sampled waveform can be viewed as an ideal wave and a noise com
ponent of

t2ir f inAcos(2ir f inK T s) = edVin/d t

(48)

Assuming th at e is not correlated to Vin , the noise power is expressed as:

P,

= 4 ,,^ £

\ ^

) 2d t

=

A*

(49)

where Tin = l/(27r/in). The signal to noise ratio (SNR) is given by:

S N R = —20log2n f inermsdB
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(50)

As indicated in equation (49) the noise power produced by the sampling clock
jitter is a function of the input frequency square which increases rapidly for
high frequency input signals.

5.4

M ixed Signal Intercon nect and Packaging

The physical implementations of the analog circuits were carried out manually ac
cording to analog layout techniques [72] in order to minimize the effect of crosstalk
and noise on the circuits. Figure shows the layout of the entire chip.
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Figure 87: Layout of the tester core.
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Figure 88: Designed tester core (a) chip layout, (b) chip photo, (c) bonding diagram.
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The post layout simulation of the VCO output shown in Figure 89 matches the
schematic level simulation result to a reasonable degree.

-K
r
x

Scbmatic led

>.
o
ocO '

Post layout leel

Control Wtage (V

Figure 89: Simulation of VCO tuning range before and after physical implementation.

5.5

S u m m a ry

Physical level implementations of the individual parts of the tester were presented in
this chapter. The schematic and layout views were generated using Cadence tools and
their performance matric were determined via simulation using Spectrs and Hspice
simulators. In the first part of this chapter, the implementation of analog portion
of the tester which includes phase locked loop, delay locked loop, mixer and track
and hold were presented. Using Cadence design tools, simulations were performed
to examine the performance of the analog circuits. Verilog codes representing digital
circuits and their associated schematic diagrams were also represented in this chapter.
In the last part, the potential sources of noise and distortion were discussed and
mathematical model developed to formulate the power of the noise associated with
the sampling clock jitter.
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CHAPTER VI

CALIBRATION PROCEDURE AND
SIMULATION RESULTS
The first step in the process of testing a circuit is to verify the operation of the
tester to ensure accurate measurement and reliable performance. This requirement is
particularly im portant when embedded testers are designed since they are subjected
to the same process variations as the rest of the circuitry on the chip. To deal with this
problem three switches have been added to the tester for the purpose of calibration
and self-test as shown in Figure 90. In normal operation mode, test waveforms are
applied to the CUT and the response signals are sampled by the T /H circuit. In
(a)

sw i

AWG

sw _2

SW3

r,

-— ® -^ rT i

!___I

(b)
AWG

SWI
o

AWG

SWI
-o ^

SW3

(c)

SW2
'2
o

/

— N

(CUT

J----

SW3

Track
and Hold

•Output

Track
and Hold

■Output

Track
and Hold

-Output

Figure 90: (a) Normal operation mode, (b) calibration and self-test mode to measure
the sampling module performance, (c) calibration and self-test mode to measure the
performance of the mixer module.
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the calibration and self-test mode, the switches are set so that a direct signal path
between the input and the T /H circuit is established. At this stage, DC and AC
input signals are applied to the T /H circuit and its responses are measured. The
measurement results show the errors introduced by the sampling module containing
the T /H circuit and the sampling clock generator. At the next step, the switches are
set so th at the output of the bipolar chopper modulator, which includes the mixer
and the carrier signal generator, is applied to the T /H circuit. The spectrum of the
mixer’s output is measured to reveal the distortion added by the chopper modulator.
The error measured in the calibration mode has three different sources: nonlinearity,
DC offset error and gain error. The gain and DC offset errors can simply be eliminated
by data processing in software domain. However, the nonlinearity error introduced by
the T /H circuit and the jitter of the sampling clock cannot be completely eliminated
and eventually they determine the tester’s measurement accuracy.
To evaluate the measurement capability of the tester, an RF oscillator and a Low
Noise Amplifier (LNA) were selected to be tested. The simulation results as indicated
below show th at the tester can measure the performance metric of high-speed CUTs
with an acceptable degree of accuracy.

6.1

R F O scillator P erfo rm a n ce M e tric M ea su re
m ent

The selected RF oscillator as shown in Figure 91 is a Colpitts oscillator th at generates
a sinusoidal waveform of 0.875 V amplitude at 1.13 GHz frequency (Figure 92). To
measure the parameters of the oscillator, the tester have to be synchronized with the
oscillator’s output waveform. A comparator is used to change the sinusoidal output to
a digital level squarewave. Then the output of the comparator is applied to the sync
input of the tester. A total number of 110 samples over one cycle of the oscillator’s
output waveform were obtained through subsampling and then fast Fourier transform
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of the samples were calculated. Figure 93 shows the spectrum of the output obtained
by FFT. From the simulation result, the amplitude of the fundamental component is
found to be 846 mV which indicates less than 14 mV amplitude error.

R0
o L0
= 20n

V7
v d c = 1.

R6
r= 100K

g nd

M0
"rich"
1=180n
w =200j

c=2p

Q_
co

gnd

in r

r=300

" C0
-J— c = 2 p

Figure 91: Schematic diagram of the RF oscillator used a CUT.
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Figure 92: RF oscillator output waveform.
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Figure 93: Simulated power spectrum of the oscillator output.

6.2

P erfo rm a n ce M e tric M easu rem en t o f a Low
N o ise A m p lifier

To further evaluate the measurement capabilities of the tester an LNA specified in
Table 6.2 was selected as a CUT. The AWG was programmed to generate a sinusoidal
test waveform of 40mVpp at 2MHz and the synthesizer was set to generate a 2 GHz
squarewave as carrier. The CUT’s response was captured by collecting samples of
Parameter
Power Gain (S21)
Input Referenced IP3
Frequency
Noise Figure(NF)

Unit
dB
dBm
MHz
dB

Value
28
-10
700 - 2400
2

Table 8: Performance parameters of the LNA used as a CUT

the output waveform in a time slot of 500ns through subsampling method. The FFT
of the samples was calculated with the Cadence calculator.

Figure 94 shows the

single-sided spectrum of the applied stimulus and the CUT’s response.
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Figure 94: Simulated two-sided power spectrum of (a) CU T’s response, (b) applied
stimulus.

The spectrum of the stimulus shows two lines representing the fundamentals of the
applied high frequency stimulus waveform at 2GHz-2MHz and 2GHz+2MHz corre
sponding to a power of -27.9 dBm in 50 fh The LNA’s output spectrum includes two
lines o f -0.26 dBm at 2GHz ± 2MHz representing the LNA’s response to the two tone
fundamentals and two lines of -36.19 dBm at 2GHz+4MHz and 2GHz-4MHz th at are
generated by the third-order intermodulation. The power gain can be obtained from
the spectrum of the input and output as:
Gain = -0 .2 7 - (-27.9) = 27.64 dB

(51)

which has less than two percent difference as compared to the ideal gain value. To
calculate the third-order intercept point (IP3) without extrapolation the following
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Equation [49] was used:
/pi

-‘ -‘ 3 IdB m —

where

P i n \dB

A i~dB “ ri m
p

i

(52)

u di?

denotes the input signal power in dBm and A P \ d B is the difference

between the power of the fundamentals and the power of the third order intermod
ulation at the output if the power levels are expressed in dBm. For the simulation
case presented in Figure 94, the IP3 is equal to:
I P3 \ d B m

-0 .2 6 - (-36.19)
—

—27.9 = —9.93 dB m

(53)

Figure 95 indicates the simulated nominal gain and IP3 for an input power ranging
from -60 dBm to -20 dBm. For low level input signals, the simulation results are
approximately equal to the nominal values with less than 2% difference. When the
28
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Figure 95: Simulated (a) gain and (b) IP3 against the power of the fundamental
tone at the input.

input power increases to -27 dBm and higher, the difference between the expected
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Technology
Target devices
Area
Area without pads
Test frequency range
Sampling clock resolution
Peak to peak sampling clock jitter
at Fin= 1.1 GHz
Sampling module SNDR at Fin=100 MHz
Sampling module SNDR at Fin=2.5 GHz

1.8 V, 6-Metal, 0.18 /im CMOS Process
CMOS RFICs, LNA’s, Mixers,
Power amplifiers, PLLs,etc.
1.0 mm2
0.455 mm2
1.0 MHz-2.7 GHz
< 10 ps
2.5 ps
53 dB
43 dB

Table 9: Performance Parameters of the Tester

and the nominal values rises rapidly.

This can be explained by noting th at the

nonlinearity of the LNA becomes significant when the input power level is increased.
Table 9 summarizes the performance of the tester core and its major specifications.

6.3

S u m m a ry

In this chapter simulation results were presented. In the first part, the operation of
the embedded tester in the self-test and calibration mode was explained. Then the
measurement capabilities of the tester were evaluated using an RF oscillator and a
low noise amplifier as circuits under test. Simulation results obtained using Cadence
SpectreS simulation tool were also presented. The results showed th at the proposed
test methodology can successfully be employed to measure relative performance met
rics of fast analog/RF circuits via a low speed external controller.

118

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER VII

EXPERIMENTAL RESULTS
This chapter deals with the experimental measurements th at were performed to eval
uate the characteristics of the embedded tester. Sine wave and step signal tests [73]
were performed to determine the parameters of the tester. First, measurements were
taken to evaluate the combined effect of clock jitter and track and hold accuracy. The
second measurements were made to evaluate the bandwidth of the T /H circuit.

7.1

Low Frequency Sam pling A ccuracy Test

The purpose of this test is to determine the sampling accuracy of the T /H circuit.
The basic procedure is to apply a sine wave as an excitation signal and measure the
samples captured by the T /H circuit to calculate parameters both in frequency and
time domains. The signal path for sine wave test is shown in Figure (96). The self
test switches, SWI, Sw2 and SW3, are set to directly apply the input sine wave to
the T /H circuit.

Signal Generator
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Analog
Input

Clock

Track
and Hold

SW I

Carrier
Signal
Generator

Enable
Clk_out

Analoi
O utpul

HP 34401
6.5 Digit Programable
Multimeter

Test Controller (PC)

Sampling
Clock
Generator
T e s t C ontrol

Signals

Figure 96: (a) Setup for sine wave testing
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Digital Interface
Board (EZ-Micro)

The external signal generator was programmed to generate an input signal of Vjn =
0.02sm(27r20 x 10%) and the resultant waveform was verified using an oscilloscope.
The carrier signal generator was programmed to provide a signal of 1.28 GHz (64
times faster than Vin) th at was used to synchronize the sampling clock frequency. A
sample set, consisted of 64 samples taken over one period of Vjn, was obtained by
subsampling. To evaluate the measurement repeatability, five sample sets were com
pared. The measured samples and the equipments used are given in Appendix II.
The input signal and the mean value of the five measured sample sets are shown
in Figure 97. The sample sets were compared and the resulting mean values and
standard deviations were computed. The relative measurement error computed from
error = Average UaU-mcasurcrf was jess than 5.3%. Vmeasureci represents the mean value
*am plitude

of the five measured sample sets and Vampiitude denotes the amplitude of the input
signal. The resulting standard deviations shown in Figure 97(b), which indicate less
than 2 mV RMS error, are considered as stringent measure of the noise associated
with the combined effects (that are not separable) of clock jitter, T /H accuracy, self
test switches, power supply regulation and measurement accuracy.
The power spectrum of the average of the five sample sets, plotted in Figure 97,
was computed using the M atlab FFT function. The resulting amplitude spectrum is
shown in Figure 98(a) where the 20 mV amplitude of the input signal is readily ap
parent. The corresponding power spectrum shown in Figure 98(b) indicates th at the
sampling noise artifacts are all at least 38.7 dB below the power of Vj„. To calculate
the SNDR, first the power of the signal was determined from the power spectrum.
Then, the signal was removed and the total power of remaining components was com
puted using Matlab “SUM” function. The measurement results show 31.3 dB signal
to noise and harmonic distortion ratio.
To determine the effect of the input signal level on the SNDR, a new set of ex
periments was carried out with an input signal of Vin — 0.5sm(27r20 x 10%). The
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measurement results for this case indicate 53.7 dB SNDR. The dependency of the
noise and distortion on the input signal level was calculated for both the 20 mV and
500 mV input signal levels. In the case of 20 mV, the noise and distortion power was
-68.3 dB and for the 500 mV case was -62.7 dB. This result is attributed to increased
distortion caused by the combined nonlinear properties of the CMOS switches and
the T /H circuit.
•
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Figure 97: (a) Measured samples of the applied sinusoidal input,
deviations of the samples.
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X 10®

1.2

High Frequency Sam pling A ccuracy Test

To calculate the SNDR at different frequencies, the configuration of the internal self
test switches were changed (Figure 99) to apply high frequency stimulus signals of
1.8 Vpp to the T /H circuit. Vin = 0.9sin(2n20 x 106t) was generated by the external.
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Test Controller (PC)
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Test Control
Signals

Digital Interface
Board (EZ-Micro)

Figure 99: (a) Test setup for SNDR measurement

signal generator. The carrier signal generator was programmed to generate signals
ranging from 100 MHz to 2.2 GHz. For each test case, a total number of 128 sam
ples of the T /H input signal were taken by subsampling and the signal to noise was
calculated using Matlab functions as specified in previous section.
Figure 100 shows the measured and the simulated SNDR versus input signal fre
quency. It can be observed th at the measurement scheme supports over 44.3 dB
SNDR up to an input signal frequency of 1.6 GHz which corresponds to over 7.0
effective bits linearity. From Figure 100 it can be seen th at the SNDR drops off at
high frequencies due to the increased distortion associated with the nonlinear prop
erties of the signal path. The difference between the simulated and measured results
is attributed to the model accuracy in modeling noise, parasitic effects and process
variations.

123

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

S im u la tio n

00
TJ
O
<U'-P

lent

VO

o

0.4

0.8

1.2

1.6

2.0

2.4

Frequency (GHz)

Figure 100: Simulated and measured SNDR versus input signal frequency

7.3

Step R esponse Testing

To determine the bandwidth of the employed T /H circuit, the test setup presented
in Figure 96 was employed to perform a step signal test. To perform the test, a
squarewave of 20MHZ was used to excite the T /H circuit. The coupled PLL and
DLL module was programmed to provide sampling clocks of 9 ps resolution. A total
number of 32 samples of the response were collected in different cycles of the input
signal through subsampling.
Figure 101(a) shows the measured and simulated T /H step response. From the step
response, the impulse response was computed using the DIFF function in Matlab
(Figure 101(b)). It is recognized th at differentiating the step response of a linear
system to obtain the impulse reponse is an ill conditioned numerical method. How
ever, the DIFF function used in M atlab represents the most robust method available.
Defining the aperture time as the peak of the impulse response where 80 % of the
power is contained [74], the impulse response yields an aperture time of 55 ps. The
frequency response of the sampling scheme obtained from the Fourier transform of
the impulse response is also shown in Figure 101(c). It can be seen th at the -3dB
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bandwidth of the proposed T /H scheme lies at 4.8 GHz. The measured step response,
as indicted in Figure 101(a), exhibits overshot which can be explained by the effect
of bonding pad wires.
__________ Table 10: Measurement Results Summary__________
Parameter

Measured Value

Relative track and hold sampling error for
V in = 0.02sm20 x 106t

<5.3%

Standard deviations of the samples for
V in = 0.02sm20 x 106t

< 2mV

Sampling module’s SNDR at 100MHz

58dB

Sampling module’s SNDR at 2.7GHz

35dB

-3dB bandwidth of the track and hold circuit

4.8GHz

125

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Simulation
— • -

M easu rem ent

(a)
>

<
D
V
C)
O
S 0.6

oc

g-

0.0
-

0.6
100p

200p

100p

200p

0.2
C/5

Q.

CD

C 01 "
O
Q_
CO

0

CC
$ °°^
3

Q.

E

time (s)

s

0co
co

00

-3 dB

Q_
CO

ir

>N
co
03

-10

cr

£

-20

0

2.0

6.0

4.0

8.0

10

Frequency (G Hz)

Figure 101: (a) Measured and simulated samples of T /H the step response, (b) Im
pulse response of the sampling scheme determined from the measured step response,
(c) Frequency response of the sampler obtained from the impulse response.
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7*4

S u m m a ry

The measured sampling error for

= 0.02sm(27r20 x 10%) has a mean error value

of 1.05 mV which represents 5.25% of the peak value of the input signal. The am
plitude and power spectrum of the output of the T /H circuit were computed and
SNDR and Spurious Free Dynamic Range (SFDR) were found to be 31.3 dB and 38.7
dB respectively. Experiments were repeated for various frequencies in the range of
100MHz-2.2GHZ. For an input signal of 1.8 Vpp the measurement scheme supports
over 44.3 dB SNDR up to an input frequency of 1.6 GHz which corresponds to over
7.0 effective bits linearity. It was concluded th at the distortion increases with higher
input amplitude and frequency.
The step response of the T /H circuit was measured and used to determine the corre
sponding impulse response. From the impulse response the frequency response of the
T /H circuit was computed by taking the FFT. The frequency response of the T /H
circuit shows -3dB bandwidth of 4.8 GHz.
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CHAPTER VIII

CONCLUSIONS AND FUTURE WORK
8.1

C onclusions

A test methodology utilizing an embedded tester core th at enables the testing of
analog/RF circuits in a mixed-signal System-on-Chip implementation has been de
veloped. The proposed method uses coherent modulation and subsampling techniques
to provide a high frequency testing capability th at overcomes the inherent bandwidth
limitations of SoC I/O signal paths, including the I/O pads. The test methodology
eliminates the need for a complex test interface required to minimize transmission line
effects and does not require the use of advanced external automatic test equipment
to perform tests on the internal analogue RF cores.

Extensive simulations were carried out to ensure the validity of the proposed test
methodology and the design of the embedded tester core. Simulation examples to
demonstrate the test methodology and the expected results were provided for an RF
oscillator and a low noise amplifier. It was shown th at the embedded tester core can
be employed to carry out advanced test functions such as a two-tone test th at is used
to locate the third order intercept point (IP3) of RF circuits.

A prototype of the embedded tester core has been designed and fabricated in
CMOS 0.18 iim technology. The resulting embedded tester core has an area of 1 ram 2
of silicon. A test fixture for the embedded tester implementation has been obtained
from CMC Microsystems to facilitate making the experimental measurements.
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The measurement results performed on the prototype show th at the tester was
able to coherently subsample a sinewave input of 20 mV peak amplitude with less
than 2 mV RMS error from the ideal simulated values. From the signal to noise plus
distortion measurements, it was concluded th at the tester supports 44.3 dB SNDR
for input signals of 1.8 V peak-to-peak up to a maximum frequency of 1.6 GHz.
This value of SNDR corresponds to over 7.0 effective bits linearity. The frequency
response obtained from the step response of the sampling circuitry showed that the
-3dB bandwidth of the CMOS T /H circuit and associated signal paths lies at 4.8
GHz.

8.2

Future W ork

To test a CUT in a mixed-signal SoC environment, in addition to resources for
stimulus generation and response evaluation, a test access mechanism is required
to carry stimulus signals to multiple CUTs and receive their responses. The focus
of this research work was to develop on-chip resources to carry out at-speed testing
of RF/analog cores. It is assumed that the stimulus signals are applied directly to
the CUT and responses are captured by the tester without any significant degrada
tion. However, the transmission path, if poorly designed, can undermine the signal
integrity. Using a dedicated signal path for each CUT is labor intensive and can cause
routing problems if the number of CUTs becomes large. To deal with this problem
the IEEE P1500 standard, developed as BIST for mixed-signal devices, can be used
to establish the connectivity between the tester and the CUT. The effect of the IEEE
P1500 transmission paths on high speed signals and the embedded tester’s interaction
with the CUT through IEEE P I 500 architecture can be an attractive topic for future
research.
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A p p e n d ix I

RTL C odes R epresenting D igital M odules

//1 6 - t o - l M ULTIPLEXER
‘timescale lOOps/lOps

module M U X I 6 T0 I (sel,in,out);
input [3:0] sel;
input [15:0] in ;
output out;
reg out;
always @(sel)
begin
case (sel)
4’b0000: out - in[0];
4’b0001: out = in[l];
4’bOOlO: out = in[2];
4’bOOll: out = in[3];
4’b0100: out = in[4];
4’b0101: out = in [5];
4’bOllO: out = in[6];
4’b0111: out = in[7];
4’bl000: out = in[8];
4’bl001: out = in[9];
4’blOlO: out = in[10];
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4’blO ll: out = in[ll];
4’bll00: out = in[12];
4’bllO l: out = in[13];
4’blllO : out = in[14];
4’b l l l l : out = in[15];
endcase
end
endmodule

/ / 10-BIT CO UNTER
‘timescale lOOps/lOps

module RippleCounter(q, elk, N , out);
output [9:0] q;
output out;
reg out;
input elk;
wire reset;
input [9:0] N;
assign reset=out;
TFF tff0(q[0], elk, reset);
TFF tffl(q[l], q[0], reset);
T FF tff2(q[2], q[l], reset);
T FF tff3(q[3], q[2], reset);
T FF tff4(q[4], q[3], reset);
TFF tff5(q[5], q[4], reset);
TFF tff6(q[6], q[5], reset);
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TFF tff7(q[7], q[6], reset);
TFF tff8(q[8], q[7], reset);
TFF tff9(q[9], q[8], reset);
always @ (posedge elk)
if ( q = = N ) o u tj= l; else outj=0;
endmodule

module TFF(q, elk, reset);
output q;
input elk, reset;
wire d;
DFF dfF0(q, d, elk, reset);
not nl(d,q);
endmodule

module D FF(q, d, elk, reset);
output q;
input d, elk, reset; reg q;
always @ (posedge elk)
if (reset)
q < = 1’bO;
else

9i= d;
endmodule
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/ / COM PARATOR
‘timescale lOOps/lOps

module C om pare(Inl, In2, out, clock);
output out;
input [9:0] Inl,In2;
input clock;
reg out;
always @(posedge clock)
begin
if (Ini = = In2) out < = 1 ;
else out < = 0 ;
end
endmodule

/ / SERIAL-TO-PARALLEL CONVERTER
‘timescale lOOps/lOps
module SerConv(Sin, elk, Pout);
output [19:0] Pout;
reg [19:0] Pout;
input Sin,elk;
always @(posedge elk)
begin Pout < = P o u t< < l;
Pout[0] < = Sin;
end
endmodule
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A p p e n d ix II

M ea su red S am p les an d E x p erim en ta l
E q u ip m en ts

The following equipments were used to setup the measurement environment ac
cording to the IEEE standard for ADC converters in order to perform a sine wave
test.
1. DC power supply - BK precision 1760A
2. Signal Generator - BK precision 4070A DC to 21.5MHz waveforms
3. Digital Sampling Oscilloscope - Tektronix TDS 1002
4. Spectrum Analyzer- Tektronix 2710 lOKHz- 1.8GHz
5. Fixture Interface Board - CFP80TF provided by CMC
6. HP 34401 Digital Multimeter
7. Digital Interface Board
8. P e rso n a l C o m p u te r
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The measurement results for a test case in which a sinusoidal waveform of Vin =
0.02sm(27r20 x 106f) is applied to the tester core are shown below. A total number
of 64 sample sets of the applied waveform are obtained through coherent sampling.
Each sample point is determined by taking the average of five measurement readings
for increased accuracy. All the measured samples shown below are expressed in Volt.
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S a m p le S e ts o f Vin =

0 .0 2sm (27r20 x 106t )

C ollected O ver O ne P e rio d

Sample sets 1 through 7

Mean

0.0011

0.0030

0.0051

0.0074

0.0084

0.0090

0.0117

0.0016

0.0027

0.0035

0.0055

0.0080

0.0096

0.0109

-0.0010

0.0027

0.0047

0.0066

0.0094

0.0096

0.0127

-0.0003

0.0041

0.0032

0.0069

0.0088

0.0094

0.0119

0.0008

0.0036

0.0040

0.0053

0.0106

0.0108

0.0128

0.0004

0.0032

0.0041

0.0064

0.0090

0.0097

0.0120

Sample sets 8 through 14

Mean

0.0111

0.0156

0.0153

0.0172

0.0197

0.0179

0.0180

0.0145

0.0126

0.0162

0.0160

0.0183

0.0170

0.0201

0.0110

0.0154

0.0150

0.0178

0.0191

0.0188

0.0176

0.0139

0.0151

0.0159

0.0191

0.0172

0.0180

0.0189

0.0135

0.0131

0.0166

0.0164

0.0181

0.0193

0.0192

0.0128

0.0144

0.0158

0.0173

0.0185

0.0182

0.0188

Sample sets 15 through 21

Mean

0.0180

0.0218

0.0194

0.0213

0.0218

0.0178

0.0211

0.0206

0.0215

0.0196

0.0204

0.0195

0.0189

0.0186

0.0204

0.0206

0.0214

0.0195

0.0209

0.0196

0.0185

0.0214

0.0197

0.0231

0.0215

0.0202

0.0215

0.0205

0.0191

0.0220

0.0205

0.0214

0.0197

0.0208

0.0168

0.0199

0.0211

0.0208

0.0208

0.0204

0.0197

0.0191
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S a m p les o f Vin = 0.02sin(2n20 x 106t)

Sample sets 22 through 28

Mean

0.0176

0.0152

0.0148

0.0140

0.0122

0.0112

0.0088

0.0182

0.0172

0.0157

0.0160

0.0134

0.0127

0.0087

0.0184

0.0184

0.0164

0.0148

0.0150

0.0125

0.0097

0.0167

0.0163

0.0153

0.0149

0.0136

0.0104

0.0109

0.0183

0.0162

0.0175

0.0148

0.0139

0.0116

0.0098

0.0179

0.0167

0.0159

0.0149

0.0136

0.0117

0.0096

Sample sets 29 through 35

Mean

0.0082

0.0065

0.0047

0.0008

0.0008

-0.0021

-0.0036

0.0096

0.0050

0.0042

0.0028

0.0003

-0.0006

-0.0027

0.0085

0.0062

0.0051

0.0029

-0.0012

-0.0026

-0.0019

0.0067

0.0066

0.0045

0.0008

0.0031

0.0003

-0.0047

0.0074

0.0062

0.0044

0.0016

0.0000

-0.0004

-0.0039

0.0081

0.0061

0.0046

0.0018

0.0006

-0.0011

-0.0034

Sample sets 36 through 42

Mean

-0.0061

-0.0069

-0.0109

-0.0113

-0.0134

-0.0156

-0.0152

-0.0059

-0.0077

-0.0095

-0.0112

-0.0120

-0.0127

-0.0155

-0.0049

-0.0048

-0.0072

-0.0113

-0.0125

-0.0125

-0.0129

-0.0046

-0.0062

-0.0078

-0.0112

-0.0123

-0.0134

-0.0164

-0.0043

-0.0086

-0.0082

-0.0113

-0.0130

-0.0133

-0.0153

-0.0051

-0.0068

-0.0087

-0.0113

-0.0127

-0.0135

-0.0151
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S a m p les o f Vin =

0 .0 2sm (27r20 x 106t )

Sample sets 43 through 49

Mean

-0.0166

-0.0184

-0.0165

-0.0178

-0.0177

-0.0209

-0.0193

-0.0146

-0.0183

-0.0191

-0.0183

-0.0193

-0.0198

-0.0187

-0.0149

-0.0183

-0.0176

-0.0184

-0.0176

-0.0193

-0.0201

-0.0162

-0.0187

-0.0171

-0.0194

-0.0208

-0.0197

-0.0199

-0.0173

-0.0170

-0.0176

-0.0176

-0.0193

-0.0194

-0.0196

-0.0159

-0.0181

-0.0176

-0.0183

-0.0189

-0.0198

-0.019

Sample sets 50 through 56
-0.0190

-0.0172

-0.0184

-0.0183

-0.0170

-0.0127

-0.0195

-0.0185

-0.0173

-0.0185

-0.0160

-0.0163

-0.0128

-0.0193

-0.0178

-0.0195

-0.0174

-0.0171

-0.0156

-0.0162

-0.0203

-0.0182

-0.0185

-0.0184

-0.0173

-0.0162

-0.0146

-0.0183

-0.0184

-0.0194

-0.0186

-0.0155

-0.0166

-0.0151

-0.0192

-0.0184

-0.0184

-0.0183

-0.0168

-0.0163

pi
o

Mean

-0.0186

Sample sets 57 through 64
-0.0141 -0.0130 -0.0100 -0.0096 -0.0067 -0.0049 -0.0040 -0.0006
-0.0147 -0.0126 -0.0111 -0.0080 -0.0077 -0.0052 -0.0029 -0.0024
-0.0138 -0.0123 -0.0110 -0.0087 -0.0061 -0.0040 -0.0033 -0.0028
-0.0128 -0.0116 -0.0109 -0.0086 -0.0069 -0.0060 -0.0033 -0.0025
-0.0135 -0.0122 -0.0098 -0.0087 -0.0065 -0.0054 -0.0027 -0.0017
Mean

-0.0138 -0.0124 -0.0106 -0.0087 -0.0068 -0.0051 -0.0032 -0.0020

138

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

A p p e n d ix III

L ist o f A b b rev ia tio n s

ATE - Automatic Test Equipment. An automated, usually
computer-driven, approach to testing semiconductors, electronic
circuits, and

printed circuit board assemblies.

ATPG - Automatic
to generate

Test

Pattern

Generator -

Tool-based

approach

test pattern that relies heavily on the design

database and
netlist.

BILBO - A BILBO is a multitalented logic circuit that can
state register, a scan register, an LFSR, or a MISR
the

state of it’s

cascade

mode

pins.

BILBOs

are

be a

depending on

sometimes

used

large combinational logic blocks in a BIST engine.

BIST - (Built in Self Test) BIST essentially builds tiny tester
models onto the integrated circuit so that it can test itself.

Boundary Scan - Generic

term

for

IEEE

1149.1. It is a
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to

methodology allowing complete controllability and
the

observability of

boundary (I/O) pins via a standard interface.

CP - (Charge Pump) A circuit that consists

of

two

current sources that pump charge into or out of a

switched
capacitance to

increase or decrease the control voltage of a phase locked loop.

Channel - The tester functions and the path

through a pin-group

card and test fixture dedicated to one DUT pin.

CAD - Computer Aided Design

Crosstalk - A phenomenon in which one or more signals

interfere

with another signal.

Defect(s) - Term
or chemical

used

to

reference

specific

flaw(s); physical

imperfection, on a manufactured device. Most

can be detected and measured by a

Failure Analysis

defects

group. Specific

devices that do not perform as expected contain defect(s) or have
Design flaws.

DFT - (Design For Test) Design

For

Test

is

the

practice of

adding hardware hooks to integrated circuits in order to facilitate
effective, inexpensive testing.

Die - A piece of

semiconductor

with circuitry

fabricated on it;

one location on a wafer; compare chip.
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DLL - (Delay-Locked Loop) A

circuit

similar to a

phase-locked

loop with a voltage controlled delay line instead of a

voltage

controlled oscillator.

DUT - (Device Under Test) This is the target device being tested.
Less frequently referred to as "CUT" (circuit under test).

EDA - electronic design automation. EDA refers to the design tools
and environment utilized to

render

the

logic, schematics,

insert

scan, insert BIST, etc. for a new chip design.

FFT - Fast Fourier Transform

Fault(s) - This term is used in reference to classes, or

concepts,

of defect types. The most common of these is the stuck at type, or
fault class. In the EDA and academic worlds, a fault is a software
model of a

defect, or class of defects.

Fault Coverage - Quality measure for a test or set

of tests, based

on the percentage of actually detected faults (defects)

versus the

total number of theoretically detectable faults,on a particular
fault model. A coverage figure should be given for each

model type

tested. As the operator defines the nodes to be evaluated (in some
cases this is done by defining lists of nodes not to be used in the
task) the raw number has little meaning without a full analysis of
the set up.
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Functional test - A process that applies pattern
device and checks the

output

to

determine

vectors to a

that the

device

is

operating according to its truth table.

Jitter - A slight movement of a transmission signal edges from their
ideal location in time that can introduce errors and loss of
synchronization.

Hard fault - A hard fault is a

potential open or short circuit in

the design modeling the effects of

manufacturing

defects on the

network connects.

I/O channel - An

input/output

tester

port that

is

capable of

both stimulating a device pin and monitoring a response from the
same pin.

IP3 - Third order intercept point is the point at which the linear
extrapolation (as a function of input power) of linear output power
and third-order distortion power level meet

JTAG - (Joint Test Action
team, the term has come to
the

Group)
be

Originally, the name of the

associated

with

the

output of

team. JTAG is now essentially synonymous with theIEEE 1149.1

standard

for Test Access Port and Boundary Scan.

LNA - Low Noise Amplifier
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LPF - Low Pass Filter

LFSR - (Linear Feedback Shift Register) LFSRs
with exclusive-OR

gates

that

allow

some

are shift registers
bits in the

(usually referred to as a polynomial) to feed back into

register
selected

points within the register. LFSRs are often used in BISTed designs
to

form PRPGs and MISRs.

MISR - (Multiple Input Shift Register)
Input Signature Register. MISRs
signature analyzers. MISRs
BIST

are

are often

Also

known

as

simply

LFSRs

configured as

used on the

Multiple

back end

of

engines to capture and compress output sequences from a

circuit under test.

P1500 -

IEEE

standard

for

test

wrappers

(common -scan

like

test structures "wrapped around SOC cores).

Parametric faults - These faults are caused by variations in
component parameter values produced by process or environmental
changes.

PFD - (Phase Frequency Detector) A device that
of two input signals. It has two inputs which
different input signals, usually one

from a

compares the

phase

correspond to two
voltage-controlled

oscillator (VCO) and another from some external source
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Pin-Electronics-

One of the main section of automatic test

equipment, where the stimulus data are applied to the

device

under

test and its responses are captured

PLL - (Phase

Locked

Loop)

An

electronic

an oscillator so that it maintains a

circuit t hat

constant

phase

controls

angle (ie,

lock) on the frequency of an input signal.

SNDR (Signal to Noise and Distortion Ratio) indicates in dB the
ratio between the powers of the converted main signal and the sum of
the noise
and the generated harmonic spurs

Soft fault (parametric fault) - Any

fault

or Scan Chain - Serial organization of scan

caused

by a

parametric

elements such

that the

first element of the chain is at a device input and the last element
of the chain is at a device output. Devices may use

single or

multiple scan chains to ’capture’ all of the scannable nodes.

SoC - (System on a Chip) Practice of integrating one or more
processor cores, embedded memories, peripheral interfaces, and
sometimes

mixed signal

circuits

onto

a

single

chip to

fault

caused

by a

form a

complete (or nearly complete) system.

Soft fault (parametric fault) - Any

parametric

or process variation outside of tolerance or nominal values is
called a soft fault.
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Stimulus - An

input

signal which

imitates

action or

reaction

integrated

circuits

in a circuit, such as voltage or current.

Structural Testing that focuses
functional

on

Strategy

detecting

of

testing

manufacturing

defects.

Unlike

or behavioral testing, defects are targeted directly.

TAP - (Test Access Port - pronounced "tap") Part of the JTAG
standard, the TAP is a 4 (or optionally 5) pin port to enable
boundary scan.

T/H - Track and Hold

Test protocol - A sequence of control

operations

required

to

perform a test. At the lowest level a test protocol is just a
series

of logic 0 and 1 applied to specified test control ports. It

will typically also contain symbolic references to the test data
that is to be

applied

to or observed at specified test data or

system data ports. Test protocols involve the activation of one or
more test modes and may

also contain pre-conditioning and

post-conditioning functions or sequences.

VCO - (Voltage Controlled Oscillator) A circuit

which can

change

its output frequency based on the voltage level applied to its
input.
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VCDL - (Voltage Controlled Delay Line) A circuit

which can

change

its output delay based on the voltage level applied to its input.
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